

The following document contains information on Cypress products. Although the document is marked with the name "Spansion" and "Fujitsu", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

Continuity of Specifications

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

Continuity of Ordering Part Numbers

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM[™] and SRAM, Traveo[™] microcontrollers, the industry's only PSoC[®] programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense[®] capacitive touch-sensing controllers, and Wireless BLE Bluetooth[®] Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

32-bit Microcontrollers

CMOS

FR60 MB91490 Series

MB91F492 / FV470

DESCRIPTION

The MB91490 series is Fujitsu's general-purpose 32-bit RISC microcontroller, which is designed for embedded control applications that require high-speed processing performance. This series uses the FR60 CPU, which is compatible with the FR* family of CPUs.

*: FR, the abbreviation of FUJITSU RISC controller, is a line of products of Fujitsu Microelectronics Limited.

FEATURES

- FR60 CPU
 - 32-bit RISC, load/store architecture, five-stage pipeline
 - Operating frequency of 80 MHz (PLL clock multiplied)
 - 16-bit fixed-length instructions (basic instructions)
 - · Instruction execution speed : one instruction per cycle
 - Memory-to-memory transfer, bit processing, barrel shift instructions, etc. : instructions suitable for embedded applications
 - Function entry and exit instructions, multi load/store instructions of register contents : instructions compatible with C language.
 - · Register interlock function to facilitate assembly-language coding
 - Built-in multiplier/instruction-level support
 - Signed 32-bit multiplication : 5 cycles
 - Signed 16-bit multiplication : 3 cycles
 - Interrupts (save PC and PS) : 6 cycles, 16 priority levels
 - · Harvard architecture allowing program access and data access to be executed simultaneously
 - Instructions compatible with the FR family

(Continued)

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/



(Continued)

- Built-in Peripheral functions
 - I/O ports
 - NMI (Non Maskable Interrupt)
 - External interrupts
 - Bit search module (for REALOS)

Function to search for the position of the first bit that has changed from 1 to 0 in a word starting from the MSB

- 16-bit reload timers
- Timing generator
- 8/16-bit PPG timers
- Multi-function timer
 - 16-bit free-run timer
 - Input capture (Linked to free-run timer)
 - Output compare (Linked to free-run timer)
 - A/D start up compare (Linked to free-run timer)
 - Wave form generator

Various wave forms are generated by using output compare output, 16-bit PPG timer and 16-bit dead timer.

• Base timer

Only one timer function can be selected from the 16-bit PWM timer, 16-bit PPG timer, 16/32-bit reload timer, and 16/32-bit PWC timer.

- 8/16-bit up/down counter
- Multi-function serial interface
 - Full-duplex double buffer
 - Asynchronous (start-stop synchronization) communication, clock synchronous communication, I²C standard mode (Max 100 kbps), I²C high-speed mode (selectable various modes at maximum of 400 kbps)
 - Selectable parity On/Off
 - Each channel has built-in baud rate generator
 - Error detection function for parity, frame and overrun errors
 - External clock can be used as transfer clock
 - With I²C function
- 8/10-bit A/D Converter (Successive comparison type)
 - Resolution : 8-bit or 10-bit resolution selectable
 - Conversion time : 1.2 μs (minimum conversion time for 33 MHz peripheral clock (CLKP))
 - 1.2 µs (minimum conversion time for 40 MHz peripheral clock (CLKP))
- DMAC (DMA Controller)
 - Transfers can be started by software or by interrupts from the built-in peripherals
- Wild register
 - Instructions or data located at a target address can be replaced (in the built-in Flash area only)
- Low voltage detection interrupt / reset
 - \bullet Detects low voltage (3.7 V \pm 0.3 V) and generate external interrupt
 - \bullet Detects low voltage (3.0 V \pm 0.24 V) and generate system initialization reset
- Flash memory security function
 - Protects the content of Flash memory
- Other Features
 - Watchdog timer
 - Low-power consumption modes
 - Sleep/stop function
 - CMOS technologies : 0.18 μm
 - Power supply : Single power supply (V $_{\rm cc}$ = 2.7 V to 5.5 V)

■ PRODUCT LINEUP

Ohavaataviatiaa	Common EVA of the series	MB91490 series
Characteristics —	MB91FV470	MB91F492
Built-in Flash capacity	512 Kbytes (Flash)	256 Kbytes (Flash)
Flash security	—	0
Built-in RAM capacity		
I/O ports	160	49
External interrupts	NMI 16 channels	NMI 7 channels
Reload timer	2 channels	2 channels
Timing generator	2 units	1 unit
PPG	8-bit $ imes$ 16 channels 16-bit $ imes$ 8 channels	8-bit × 8 channels 16-bit × 4 channels (PPG output: 3 channels)
Multi-function timer	2 units	1 unit
Free-run timer	6 channels	3 channels
OCU	12 channels	6 channels
ICU	8 channels	4 channels
A/D activating compare	6 channels	2 channels
Wave form generator	12 channels	6 channels
Base timer	6 channels	2 channels
Up/down counter	2 channels	1 channel
Multi-function serial interface	6 units (w FIFO)	3 units (w/o FIFO)
8/10-bit A/D converter	4 channels \times 2 units 16 channels \times 1 unit	4 channels \times 1 unit 8 channels \times 1 unit
Low voltage detection interrupt	—	1 channel
Low voltage detection		1 channel
DMAC	5 channels	5 channels
Wild register	16 channels	16 channels
Debug function	DSU4	

 \bigcirc : Supported

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB91F492
FPT-64P-M23 (LQFP-0.65 mm)	0
FPT-64P-M24 (LQFP-0.50 mm)	0

 $\odot\,$: Supported

Note : For details of each package, refer to "■ PACKAGE DIMENSIONS".

PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.	Pin name	I/O circuit type*	Function		
54	MD2	к	Mode pin 2 This pin sets the basic operating mode. During normal communication, input must be at the "L" level. During serial programming to flash memory, input must be at the "H" level.		
53	MD1	К	Mode pin 1 This pin sets the basic operating mode. Input must always be at the "L" level.		
52	MD0	к	Mode pin 0 This pin sets the basic operating mode. Input must always be at the "L" level.		
51	X0	Α	Clock (oscillation) input		
50	X1	Α	Clock (oscillation) output		
32	INITX	I	External reset input		
64	NMIX	Н	NMI (Non Maskable Interrupt) input		
E7	INT0	D	External interrupt 0 input		
57	P80	D	General-purpose I/O port		
58	INT1	D	External interrupt 1 input		
56	P81		General-purpose I/O port		
59	INT2	D	External interrupt 2 input		
59	P82		General-purpose I/O port		
60	INT3	D	External interrupt 3 input		
60	P83		General-purpose I/O port		
	INT4		External interrupt 4 input		
61	PPG4	D	Output of PPG timer 4		
	P84		General-purpose I/O port		
	INT5		External interrupt 5 input		
62	PPG5	D	Output of PPG timer 5		
	P85		General-purpose I/O port		
	INT6		External interrupt 6 input		
63	PPG6	D	Output of PPG timer 6		
	P86]	General-purpose I/O port		
55	ADTG1	D	External trigger input of 8/10-bit A/D converter 1		
55	PA1		General-purpose I/O port		
56	ADTG2	D	External trigger input of 8/10-bit A/D converter 2		
50	PA2		General-purpose I/O port		

Pin no.	Pin name	I/O circuit type*	Function	
33	AN1-0	G	Analog 0 input of 8/10-bit A/D converter 1	
33	PB4	G	General-purpose I/O port	
34	AN1-1	G	Analog 1 input of 8/10-bit A/D converter 1	
- 34	PB5	G	General-purpose I/O port	
35	AN1-2	G	Analog 2 input of 8/10-bit A/D converter 1	
33	PB6	G	General-purpose I/O port	
36	AN1-3	G	Analog 3 input of 8/10-bit A/D converter 1	
30	PB7	G	General-purpose I/O port	
40	AN2-0	0	Analog 0 input of 8/10-bit A/D converter 2	
40	PC0	G	General-purpose I/O port	
41	AN2-1	0	Analog 1 input of 8/10-bit A/D converter 2	
41	PC1	G	General-purpose I/O port	
42	AN2-2	G	Analog 2 input of 8/10-bit A/D converter 2	
42	PC2	G	General-purpose I/O port	
40	AN2-3	G	Analog 3 input of 8/10-bit A/D converter 2	
43	PC3		General-purpose I/O port	
44	AN2-4	G	Analog 4 input of 8/10-bit A/D converter 2	
44	PC4	G	General-purpose I/O port	
45	AN2-5	G	Analog 5 input of 8/10-bit A/D converter 2	
45	PC5	G	General-purpose I/O port	
46	AN2-6	G	Analog 6 input of 8/10-bit A/D converter 2	
40	PC6	G	General-purpose I/O port	
47	AN2-7	G	Analog 7 input of 8/10-bit A/D converter 2	
47	PC7	G	General-purpose I/O port	
1	SCK0 (SCL0)	D	Clock I/O of multi-function serial interface 0 (used in I ² C mode, SCL0)	
	PG0		General-purpose I/O port	
2	SIN0	D	Data input of multi-function serial interface 0 (not used in I ² C mode)	
۷	PG1		General-purpose I/O port	
3	SOT0 (SDA0)	D	Data output of multi-function serial interface 0 (used in I ² C mode, SDA0)	
	PG2		General-purpose I/O port	

Pin no.	Pin name	I/O circuit type*	Function			
4	SCK1 (SCL1)	D	Clock I/O of multi-function serial interface 1 (used in I ² C mode, SCL1)			
	PG3		General-purpose I/O port			
F	SIN1		Data input of multi-function serial interface 1 (not used in I ² C mode)			
5	PG4	D	General-purpose I/O port			
6	SOT1 (SDA1)	D	Data output of multi-function serial interface 1 (used in I ² C mode, SDA1)			
	PG5		General-purpose I/O port			
7	SCK2 (SCL2)	D	Clock I/O of multi-function serial interface 2 (used in I ² C mode, SCL2)			
	PH0		General-purpose I/O port			
8	SIN2	D	Data input of multi-function serial interface 2 (not used in I ² C mode)			
o	PH1	U	General-purpose I/O port			
9	SOT2 (SDA2)	D	Data output of multi-function serial interface 2 (used in I ² C mode, SDA2)			
	PH2		General-purpose I/O port			
28	TIN0	D	Base timer 0 input			
20	PJ0		General-purpose I/O port			
29	TOUT0	D	Base timer 0 output			
23	PJ1	D	General-purpose I/O port			
30	TIN1	D	Base timer 1 input			
00	PJ2	D	General-purpose I/O port			
31	TOUT1	D	Base timer 1 output			
01	PJ3	D	General-purpose I/O port			
25	AIN0	D	8/16-bit up count input pin for up/down counter 0			
	PL0	2	General-purpose I/O port			
26	BIN0	D	8/16-bit down count input pin for up/down counter 0			
	PL1	2	General-purpose I/O port			
27	ZIN0	D	8/16-bit reset input pin for up/down counter 0			
	PL2		General-purpose I/O port			
19	IC0	D	Trigger input of input capture 0			
	PP0		General-purpose I/O port			
20	IC1	D	Trigger input of input capture 1			
•	PP1	-	General-purpose I/O port			

(Continued)

Pin no.	Pin name	I/O circuit type*	Function
21	IC2	D	Trigger input of input capture 2
21	PP2		General-purpose I/O port
22	IC3	D	Trigger input of input capture 3
22	PP3		General-purpose I/O port
23	CKI0	D	External clock input pin of free-run timer ch.0 to ch.2
23	PP4		General-purpose I/O port
24	DTTIO	D	Input signal controlling wave form generator outputs RTO0 to RTO5 of multi-function timer 0
	PP5		General-purpose I/O port
10	RTO0	J	Wave form generator output of multi-function timer 0
10	PQ0		General-purpose I/O port
11	RTO1	J	Wave form generator output of multi-function timer 0
11	PQ1	J	General-purpose I/O port
12	RTO2	J	Wave form generator output of multi-function timer 0
12	PQ2	5	General-purpose I/O port
13	RTO3	J	Wave form generator output of multi-function timer 0
15	PQ3	5	General-purpose I/O port
14	RTO4	J	Wave form generator output of multi-function timer 0
14	PQ4	5	General-purpose I/O port
15	RTO5	J	Wave form generator output of multi-function timer 0
15	PQ5		General-purpose I/O port

* : Refer to "■ I/O CIRCUIT TYPE" for details on the I/O circuit types.

Power supply pins and GND pins

Pin no.	Pin name	Function			
16 48	VCC	Power supply pins Connect all pins to the same potential.			
17 49	VSS	GND pins Connect all pins to the same potential.			
18	С	Capacitor coupling pin for internal regulator			
37	AVCC10	Analog power supply pin for 8/10-bit A/D converter 1/2			
39	AVSS10	Analog GND pin for 8/10-bit A/D converter 1/2			
38	AVRH2	Analog reference power supply pin for 8/10-bit A/D converter 1/2			

■ I/O CIRCUIT TYPE







HANDLING DEVICES

• Preventing latch-up

Latch-up phenomenon may occur with CMOS IC, when a voltage higher than V_{cc} or lower than V_{ss} is applied to either the input or output terminals, or when a voltage is applied between VCC pin and VSS pin that exceeds the rated voltage. When latch-up occurs, a significant power-supply current surge results, which may damage some elements due to the excess heat, so great care must be taken to ensure that the maximum rating is never exceeded during use.

• Treatment of unused input pins

Do not leave an unused input pin open, since it may cause a malfunction. Handle by, for example, using a pull-up or pull-down resistor.

• Power pins

In products with multiple VCC and VSS pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to the same potential power supply and a ground line externally to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating. Moreover, connect the current supply source with the VCC and VSS pins of this device at the low impedance. It is also advisable to connect a ceramic capacitor of approximately 0.1 μ F as a bypass capacitor between VCC and VSS pins near this device.

• Crystal oscillator circuit

Noise near the X0 and X1 pins may cause the device to malfunction. Design the printed circuit board so that X0, X1, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0 and X1 pins surrounded by ground plane because stable operation can be expected with such a layout. Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

About mode pins (MD0 to MD2)

These pins should be connected directly to $V_{\mbox{\scriptsize CC}}$ pin or $V_{\mbox{\scriptsize SS}}$ pin.

Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and power supply or GND pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

Operation at start-up

Be sure to execute setting initialized reset (INIT) with INITX pin immediately after start-up. Immediately after that, also, hold the "L"-level input to the INITX pin for the stabilization wait time required for the oscillator circuit to take the oscillation stabilization wait time for the oscillator circuit and the stabilization wait time for the regulator (For INIT via the INITX pin, the oscillation stabilization wait time setting is initialized to the minimum value). • Notes upon power-on sequence

It requires more than 600 μ s (between 0.0 V to 5.0 V) to rise voltage upon power on in order to prevent the device malfunction caused by the overshooting in the built-in voltage step-down circuit.

After the supply voltage is stable (voltage is risen), it takes 600 μ s until internal supply is stable. Hold the input to the INITX pin during that period.

If it takes less than 600 μ s (between 0.0 V to 5.0 V) for power up, it requires 2 ms^{*} until internal supply is stable after voltage supply is stable (voltage is risen). Hold the input to the INITX pin during that period.



* : In case of which it takes less than 600 μ s (between 0.0 V to 5.0 V) to rise voltage, the time to make internal power supply stable is proportional to the capacitance value of the bypass capacitor for the pin C. It takes 2 ms if the pin C = 4.7 μ F; 4 ms if the pin C = 9.4 μ F.

• Order of power turning ON/OFF

Use the following procedure for turning the power on or off. If not using the A/D converter, connect $AV_{CC} = V_{CC}$ and $AV_{SS} = V_{SS}$. Turn on the power supply in the sequence $V_{CC} \rightarrow AV_{CC} \rightarrow AV_{RH2}$, and turn off the power in the reverse sequence.

• Source oscillation input when turning on the power

When turning the power on, maintain the clock input until the device is released from the oscillation stabilization wait state.

• Cautions for operation during PLL clock mode

Even if the oscillator comes off or the clock input stops with the PLL clock selected for MB91490 series, MB91490 series may continue to operate at the free-run frequency of the PLL's internal self-oscillating oscillator circuit.

Performance of this operation, however, cannot be guaranteed.

• Using an external clock

When using an external clock, you must always input clock signals with opposite phase from X0 pin to X1 pin simultaneously. However, as the X1 pin halts with an output at the "H" level during stop mode, insert a resistor of approximately 1 k Ω externally to prevent a conflict between the two outputs if using stop mode (oscillation stop mode).

The figure below shows an example of how to use an external clock.



• C pin

As MB91490 series includes an internal regulator, always connect a bypass capacitor of approximately $4.7 \,\mu\text{F}$ to the C pin for use by the regulator.



• Software reset on the synchronous mode

Be sure to meet the following two conditions before setting 0 to the SRST bit of STCR (standby control register) when the software reset is used on the synchronous mode.

- Set the interrupt enable flag (I-Flag) to interrupts disabled (I-Flag=0).
- Not used NMI

BLOCK DIAGRAM



MEMORY SPACE

1. Memory Space

The FR family has 4 Gbytes of logical address space (2³² addresses) available to the CPU by linear access.

• Direct Addressing Areas

The following address space areas are used as I/O areas.

These areas are called direct addressing areas, in which the address of an operand can be specified directly by the instruction. The size of directly addressable areas depends on the length of the data being accessed as shown below.

- $\rightarrow~$ byte data access ~~ : 000 $\!\!\!\!\!\!\!\!\!\!\!$ to 0FF $\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!$
- \rightarrow word data access : 000_H to 3FF_H

2. Memory Map



■ I/O MAP

[How to read the table]

Address		Reg	ister		Block
Address	+ 0	+ 1	+ 2	+ 3	BIOCK
000000H ▲	PDR0 [R/W] B			T-unit Port data register	
		(B : byte, H — Initial value o — Register nan at address 4 Leftmost reg	n + 1)	vord) eset he register is at a r word-length acc	ddress 4n, column 2 is cess, column 1 of the

Note : Initial values of register bits are represented as follows :

"1" : Initial Value "1"

- " 0 " : Initial Value " 0 "
- "X": Initial Value "undefined"
- " " : No physical register at this location

Access to addresses where the data access properties have not been documented is prohibited.

Address	Register					
Address	+0	+1	+2	+3	Block	
00000н						
000004н	_					
000008н	PDRA [R/W] B, H XX-	PDRB [R/W] B, H XXXX	PDRC [R/W] B XXXXXXXX			
00000Сн	_	_	PDRG [R/W] B, H XXXXXX	PDRH [R/W] B, H XXX	Port data register	
000010н	PDRJ [R/W] B XXXX	_	PDRL [R/W] B XXX	_		
000014н	PDRP [R/W] B, H XXXXXX	PDRQ [R/W] B, H XXXXXX	_			
000018н to 00003Сн		(Reserved)				
000040н	EIRR0 [R/W] B, H, W 00000000 ENIR0 [R/W] B, H, W 00000000 00000000 000000000000000000				External interrupt (INT0 to INT6, Low voltage detection interrupt)	
000044н	DICR [R/W] B, H 0	HRCL [R/W, R] B, H 011111	-	_	Delay interrupt/ hold request	
000048н	TMRLR0 [W] H, W TMR0 [R] H, W XXXXXXXX XXXXXXX XXXXXXXX XXXXXXXX					
00004Сн	TMCSR0 [R/W, R] B, H 					
000050н	TMRLR1 [W] H, WTMR1 [R] H, WXXXXXXXX XXXXXXXXXXXXXXX XXXXXXXX				Reload	
000054н	_	-	TMCSR1 [F 00	timer 1		
000058н, 00005Сн		I	_		(Reserved)	

		Reg	ister		Diask	
Address -	+0	+1	+2	+3	Block	
000060н	SSR0 [R/W, R] B, H, W 00000011	ESCR0 [R/W]/ IBSR0 [R/W, R] B, H, W 00000000	SCR0 [R/W] / IBCR0 [R/W, R] B, H, W 00000000	SMR0 [R/W] B, H, W 000-0000	Multi-	
000064н	BGR01[R/W] B, H, W 00000000	BGR00 [R/W] B, H, W 00000000	RDR(TDR0 [\ 0 0	v] H, W	function serial interface 0	
000068н	_	_	ISMK0 [R/W] B, H 01111111	ISBA0 [R/W] B, H 00000000		
00006Сн		-			(Reserved)	
000070н	SSR1 [R/W, R] B, H, W 00000011	ESCR1 [R/W]/ IBSR1 [R/W, R] B, H, W 00000000	SCR1 [R/W] / IBCR1 [R/W, R] B, H, W 00000000	SMR1 [R/W] B, H, W 000-0000	Multi-	
000074н	BGR11 [R/W] B, H, W 00000000	BGR10 [R/W] B, H, W 00000000	RDR TDR1 [\ 0 0	NJ H, W	function serial interface 1	
000078н	_	_	ISMK1 [R/W] B, H 01111111	ISBA1 [R/W] B, H 00000000		
00007Сн		_			(Reserved)	
000080н	SSR2 [R/W, R] B, H, W 00000011	ESCR2 [R/W]/ IBSR2 [R/W, R] B, H, W 00000000	SCR2 [R/W] / IBCR2 [R/W, R] B, H, W 00000000	SMR2 [R/W] B, H, W 000-0000	Multi-	
000084н	BGR21 [R/W] B, H, W 00000000	BGR20 [R/W] B, H, W 0000000	RDR: TDR2 [\ 0 0	v] H, W	function serial interface 2	
000088н			ISMK2 [R/W] B, H 01111111	ISBA2 [R/W] B, H 00000000		
00008Сн		-			(Reserved)	
					(Continue	

Address	Register								
Address	+0	+1	+2	+3	Block				
000090н to 00009Cн									
0000А0н	OCCPHO, C H,	OCCPBH0, OCCPBL0 [W]/ OCCPBH1, OCCPBL1 [W]/ OCCPH0, OCCPL0 [R] OCCPH1, OCCPL1 [R] H, W H, W 00000000 00000000 000000000							
0000А4н	OCCPBH2, C OCCPH2, C H, 00000000	OCCPL2 [R] W	OCCPH3, (H,	DCCPBL3 [W]/ DCCPL3 [R] W 00000000					
0000A8н	OCCPBH4, C OCCPH4, C H, 00000000	DCCPL4 [R] W	OCCPH5, C H,	DCCPBL5 [W]/ DCCPL5 [R] W 00000000	OCU0				
0000ACH	OCSH1 [R/W] B, H, W -11000	OCSL0 [R/W] B, H, W 00001100	OCSH3 [R/W] B, H, W -11000	OCSL2 [R/W] B, H, W 00001100					
0000В0н	OCSH5 [R/W] B, H -11000	OCSL4 [R/W] B, H 00001100	OCMOD0 [R/W] B 000000						
0000B4н	CPCLRBH0, C CPCLRH0, CP0 11111111	CLRL0 [R] H, W		TL0 [R/W] H, W 00000000	Free-run				
0000B8н	TCCSH0 [R/W] B, H, W 00000000	TCCSL0 [R/W] B, H, W 01000000	TCCSM0 [R/W] B, H, W 0000	ADTRGC0 [R/W] B, H, W -0-0-0-0	timer 0				
0000BCн	CPCLRBH1, C CPCLRH1, CP0 11111111	CLRL1 [R] H, W		TL1 [R/W] H, W 00000000	Free-run				
0000С0н	TCCSH1 [R/W] B, H, W 00000000	TCCSL1 [R/W] B, H, W 01000000	TCCSM1 [R/W] B, H, W 0000	ADTRGC1 [R/W] B, H, W -0-0-0-0	timer 1				
0000C4н	CPCLRH2, CPC	CPCLRBH2, CPCLRBL2 [W] / TCDTH2, TCDTL2 [R/W] H, W 00000000 0000000000000000000000000000							
0000C8н	TCCSH2 [R/W] B, H, W 00000000	TCCSL2 [R/W] B, H, W 01000000	TCCSM2 [R/W] B, H, W 0000	ADTRGC2 [R/W] B, H, W -0-0-0-0	timer 2				

	Register				
Address	+0	+1	+2	+3	Block
0000ССн		FRS2 [R/W] B 0000	FRS1 [R/W] B, H 0000	FRS0 [R/W] B, H 0000	Free-run
0000D0н	_	_	FRS4 [R/W] B, H 0000	FRS3 [R/W] B, H 0000	timer selector 0
0000D4н	IPCPH0, IPC XXXXXXXX		IPCPH1, IPC XXXXXXXX		
0000D8н	IPCPH2, IPC XXXXXXXX		IPCPH3, IPC XXXXXXXX		ICU0
0000DCн	PICSH01 [W, R] B, H, W 00000000	PICSL01 [R/W] B, H, W 00000000	ICSH23 [R] B, H, W 00	ICSL23[R/W] B, H, W 00000000	
0000E0н	TMRRH0, TMR XXXXXXXX	RL0 [R/W] H, W XXXXXXXX	TMRRH1, TMR XXXXXXXX		
0000E4 _H	TMRRH2, TM XXXXXXXX	RRL2 [R/W] H XXXXXXXX	_	_	
0000E8н	DTCR0 [R/W] B, H 00000000	DTCR1 [R/W] B, H 00000000	DTCR2 [R/W] B 00000000		Wave form generator 0
0000ECH	_	SIGCR10 [R/W] B 00000000		SIGCR20 [R/W] B 000000-1	
0000F0н	ADCOM ADCOMPE 00000000	30 [R] H, W	ADCOM ADCOMPD 00000000	B0 [R] H, W	
0000F4н		-			A/D
0000F8н	ADCOM ADCOMPE 00000000		ADCOM ADCOMPD 00000000	B2 [R] H, W	activating compare 0
0000FCн		ADTGBUF0 [R/W] B -0-0-1-1	ADTGSEL0 [R/W] B, H 0000	ADTGCE0 [R/W] B, H 0000	
000100н	PRLH0 [R/W] B, H, W XXXXXXXX	PRLL0 [R/W] B, H, W XXXXXXXX	PRLH1 [R/W] B, H, W XXXXXXXX	PRLL1 [R/W] B, H, W XXXXXXXX	
000104н	PRLH2 [R/W] B, H, W XXXXXXXX	PRLL2 [R/W] B, H, W XXXXXXXX	PRLH3 [R/W] B, H, W XXXXXXX	PRLL3 [R/W] B, H, W XXXXXXXX	- PPG

A dalwa a a		Reg	ister		Disala
Address	+0	+1	+2	+3	Block
000108 _H	PPGC0 [R/W] B, H, W 00000000	PPGC1 [R/W] B, H, W 00000000	PPGC2 [R/W] B, H, W 00000000	PPGC3 [R/W] B, H, W 00000000	
00010Cн	PRLH4 [R/W] B, H, W XXXXXXXX	PRLL4 [R/W] B, H, W XXXXXXXX	PRLH5 [R/W] B, H, W XXXXXXX	PRLL5 [R/W] B, H, W XXXXXXXX	- PPG
000110н	PRLH6 [R/W] B, H, W XXXXXXXX	PRLL6 [R/W] B, H, W XXXXXXXX	PRLH7 [R/W] B, H, W XXXXXXXX	PRLL7 [R/W] B, H, W XXXXXXXX	
000114н	PPGC4 [R/W] B, H, W 00000000	PPGC5 [R/W] B, H, W 00000000	PPGC6 [R/W] B, H, W 00000000	PPGC7 [R/W] B, H, W 00000000	
000118н to 00012Cн		-	_		(Reserved)
000130н	_	TRG [R/W] B 00000000	_	GATEC0 [R/W] B 0000	- PPG
000134н	_	REVC [R/W] B 00000000	_	GATEC4 [R/W] B 00	- PPG
000138н to 000140н			_		(Reserved)
000144 _H	TTCR0 [R/W, W, R] B 11110000		_		Timing
000148н	COMP0 [R/W] B, H, W 00000000	COMP2 [R/W] B, H, W 00000000	COMP4 [R/W] B, H, W 00000000	COMP6 [R/W] B, H, W 00000000	generator 0
00014Cн to 00015Cн		-	_		(Reserved)
000160н	BT0TMR [00000000			R/W] B, H, W 00000000	
000164н	—	BT0STC [R/W] B 00000000	-	_	Base timer
000168н	BT0PCSR/BT H, XXXXXXXX	W	Н	LH/BT0DTBF [R/W] , W XXXXXXXX	
00016Cн		_	_		(Reserved)

Addroop		Reg	jister		Pleak
Address	+0	+1	+2	+3	- Block
000170н	AICR2 [R 11		-		
000174 н	ADCS2 [R/W, W] B 0000000-		ADCH2 [R/W] B, H 00000000	ADMD2 [R/W] B, H 00001111	
000178н	ADCD002 [10XX X			[R] B, H, W XXXXXXX	8/10-bit A/D converter
00017Cн	ADCD022 [10XX XX			[R] B, H, W XXXXXXX	– 2 (8 channels)
000180 н	ADCD042 [10XX X	• · ·		[R] B, H, W XXXXXXX	
000184 н	ADCD062 [10XX X			[R] B, H, W XXXXXXX	
000188н to 0001FCн		-	_		(Reserved)
000200н	00	-	/W] B, H, W * XXXXXXX XXXXXX	ίΧ	
000204н	00		R/W] B, H, W (XXXXXXX XXXXXX	xx	_
000208н	00		/W] B, H, W * XXXXXXX XXXXXX	κx	
00020Cн	00	-	R/W] B, H, W (XXXXXXX XXXXXX	xx	
000210н	00		/W] B, H, W * XXXXXXX XXXXXX	x	DMAC
000214н	00		R/W] B, H, W (XXXXXXX XXXXXX	xx	DIMAC
000218 _H	00	-	/W] B, H, W * XXXXXXX XXXXXX	ίΧ	
00021Cн	00	-	R/W] B, H, W XXXXXXX XXXXXX	xx	
000220н	00		/W] B, H, W * XXXXXXX XXXXXX	ίχ	
000224н	00	-	R/W] B, H, W (XXXXXXX XXXXXX	xx	

		Reg	ister		Die els
Address –	+0	+1	+2	+3	Block
000228н to 00023Сн			<u> </u>		(Reserved)
000240н			/W] B, H, W		DMAC
000244н to 0003ECн		-	_		(Reserved)
0003F0н	XXX		[W] W XXXXXXXX XXXXX	xxx	
0003F4н	XXX		R/W] W XXXXXXXX XXXXX	xxx	Bit search
0003F8⊦	XXX		[W] W XXXXXXXX XXXXX	xxx	module
0003FCн	XXX		R [R] W XXXXXXXX XXXXX	xxx	
000400н		-			(Reserved)
000404н	_	_	DDR8 [R/W] B -0000000	_	
000408н	DDRA [R/W] B, H 00-	DDRB [R/W] B, H 0000	DDRC [R/W] B 00000000	_	_
00040Сн	_	_	DDRG [R/W] B, H 000000	DDRH [R/W] B, H 000	Port direction register
000410 _H	DDRJ [R/W] B 0000		DDRL [R/W] B 000		_
000414н	DDRP [R/W] B, H 000000	DDRQ [R/W] B, H 000000	-	_	_
000418н to 000420н		-	_		(Reserved)
000424н	_	_	PFR8 [R/W] B -000	_	Port function register
000428н		-	· 	•	(Reserved)

Address		Reg	ister		Block
Address	+0	+1	+2	+3	DIOCK
00042Сн	_	_	PFRG [R/W] B, H 0-00-0	PFRH [R/W] B, H 0-0	
000430н	PFRJ [R/W] B 0-0-		_		Port function register
000434н	_	PFRQ [R/W] B 000000	_	_	
000438н, 00043Сн		_	_		(Reserved)
000440н	ICR00 [R/W, R] B, H, W 11111	ICR01 [R/W, R] B, H, W 11111	ICR02 [R/W, R] B, H, W 11111	ICR03 [R/W, R] B, H, W 11111	
000444н	ICR04 [R/W, R] B, H, W 11111	ICR05 [R/W, R] B, H, W 11111	ICR06 [R/W, R] B, H, W 11111	ICR07 [R/W, R] B, H, W 11111	
000448н	ICR08 [R/W, R] B, H, W 11111	ICR09 [R/W, R] B, H, W 11111	ICR10 [R/W, R] B, H, W 11111	ICR11 [R/W, R] B, H, W 11111	Interrupt controller
00044Сн	ICR12 [R/W, R] B, H, W 11111	ICR13 [R/W, R] B, H, W 11111	ICR14 [R/W, R] B, H, W 11111	ICR15 [R/W, R] B, H, W 11111	
000450н	ICR16 [R/W, R] B, H, W 11111	ICR17 [R/W, R] B, H, W 11111	ICR18 [R/W, R] B, H, W 11111	ICR19 [R/W, R] B, H, W 11111	
000454н		_	_		(Reserved)

Address		Reg	ister		Block
Address	+0	+1	+2	+3	DIOCK
000458н	ICR24 [R/W, R] B, H, W 11111	ICR25 [R/W, R] B, H, W 11111	ICR26 [R/W, R] B, H, W 11111	ICR27 [R/W, R] B, H, W 11111	
00045Cн	ICR28 [R/W, R] B, H, W 11111	ICR29 [R/W, R] B, H, W 11111	ICR30 [R/W, R] B, H, W 11111	ICR31 [R/W, R] B, H, W 11111	
000460н	_	ICR33 [R/W, R] B 11111	ICR34 [R/W, R] B, H 11111	ICR35 [R/W, R] B, H 11111	Interrupt
000464н	ICR36 [R/W, R] B, H, W 11111	ICR37 [R/W, R] B, H, W 11111	ICR38 [R/W, R] B, H, W 11111	ICR39 [R/W, R] B, H, W 11111	controller
000468 н	_	ICR41 [R/W, R] B 11111	ICR42 [R/W, R] B, H 11111	ICR43 [R/W, R] B, H 11111	
00046Cн	ICR44 [R/W, R] B, H, W 11111	ICR45 [R/W, R] B, H, W 11111	ICR46 [R/W, R] B, H, W 11111	ICR47 [R/W, R] B, H, W 11111	
000470н to 00047Сн		_	_		(Reserved)
000480н	RSRR [R/W] B, H, W 1-0-0-00	STCR [R/W] B, H, W 001100-1	TBCR [R/W] B, H, W 00XXX-00	CTBR [W] B, H, W XXXXXXXX	Clock
000484н	CLKR [R/W] B -000-000		DIVR0 [R/W] B 00000011		block
000488н to 00050Сн		_	_		(Reserved)
000510н	_	AICR1 [R/W] B 1111	-	_	
000514н	ADCS1 [R/W, W] B 0000000-		ADCH1 [R/W] B, H 0000	ADMD1 [R/W] B, H 00001111	8/10-bit A/D converter 1
000518н	ADCD001 10XX X	[R] B, H, W XXXXXXX	ADCD011 10XX X	[R] B, H, W XXXXXXX	(4 channels)
00051Cн	ADCD021 10XX X	[R] B, H, W XXXXXX	ADCD031 10XX X	[R] B, H, W XXXXXXX	

Address		Reg	ister		Block
Address	+0	+1	+2	+3	DIOCK
000520н to 00053Cн		-	_		(Reserved)
000540н	RCR10 [W] B, H, W XXXXXXXX	RCR00 [W] B, H, W XXXXXXX	UDCR10 [R] B, H, W 00000000	UDCR00 [R] B, H, W 00000000	Up/down
000544н	CCRH0 [R/W] B, H 00000000	CCRL0 [R/W, R] B, H -0001000		CSR0 [R/W, R] B 00000000	counter 0
000548н to 00057Cн			_		(Reserved)
000580н		R] B, H, W 00000000		R/W] B, H, W 00000000	
000584н	—	BT1STC [R/W] B 00000000	_	_	Base timer 1
000588 н	H,	T1PRLL [R/W] W XXXXXXXX	H,	_H/BT1DTBF [R/W] W XXXXXXXX	
00058Cн to 000600н		-	_		(Reserved)
000604н	-	_	PCR8 [R/W] B -0000000		
000608н	PCRA [R/W] B, H 00-	PCRB [R/W] B, H 0000	PCRC [R/W] B 00000000		
00060Сн	-	_	PCRG [R/W] B, H 000000	PCRH [R/W] B, H 000	Pull-up resistor control register
000610 _H	PCRJ [R/W] B 0000	_	PCRL [R/W] B 000	_	16919161
000614н	PCRP [R/W] B, H 000000	PCRQ [R/W] B, H 000000	_		
000618н to 000FFCн			_		(Reserved)

A al al una a a		Reg	jister		Disals
Address	+0	+1	+2	+3	Block
001000н	xxx		D [R/W] W XXXXXXXXX XXXXX	xxx	
001004 н	xxx		D [R/W] W X XXXXXXXX XXXXX	XXXX	
001008 _H	XXX		1 [R/W] W XXXXXXXXX XXXXX	XXXX	
00100Cн	XXX		1 [R/W] W XXXXXXXX XXXX	xxx	
001010 н	XXX		2 [R/W] W X XXXXXXXX XXXXX	xxx	
001014н	xxx		2 [R/W] W X XXXXXXX XXXX	XXXX	— DMAC
001018 _H	XXX		3 [R/W] W X XXXXXXX XXXX	xxx	
00101Cн	XXX		3 [R/W] W X XXXXXXXX XXXXX	xxx	
001020н	XXX		4 [R/W] W X XXXXXXXX XXXXX	xxx	
001024н	XXX		4 [R/W] W X XXXXXXXX XXXXX	xxx	
001028н to 006FFCн		-			(Reserved)
007000н	FLCR [R/W, R] B X-0-				
007004н	FLWC [R/W] B 11-011				Flash memory
007008н to 007010н		-	_		
007014н to 00701Сн		-	_		(Reserved)
007020н	WREN 00000000				Wild register control block
007024 _н to 00702Сн		-	_		(Reserved)

Address		Re	gister		Die els
Address	+0	+1	+2	+3	– Block
007030н			R/W] W XXXXXXX XXXXXX		
007034н	XXX) [R/W] W X XXXXXXXX XXXXX	xxx	
007038н			[R/W] W XXXXXXX XXXXXX		
00703Сн	XX		[R/W] W X XXXXXXX XXXXX	xxx	
007040н			[R/W] W XXXXXXX XXXXXX		
007044н	XX		: [R/W] W X XXXXXXX XXXX	xxx	
007048н			[R/W] W XXXXXXX XXXXXX		
00704Сн	XX		B [R/W] W X XXXXXXX XXXX	xxx	
007050н			[R/W] W XXXXXXX XXXXXX		Wild register
007054н	XX		[R/W] W X XXXXXXXX XXXXX	xxx	control block
007058н			[R/W] W XXXXXXX XXXXXX		
00705Сн	XX		i [R/W] W X XXXXXXXX XXXXX	xxx	
007060н			F [R/W] W XXXXXXX XXXXXX		
007064н	XXX		i [R/W] W X XXXXXXXX XXXXX	xxx	
007068 _H			' [R/W] W XXXXXXX XXXXXX		
00706Сн	XXX		' [R/W] W X XXXXXXXX XXXXX	xxx	
007070н			i [R/W] W XXXXXXX XXXXXX		
007074н	XX		B [R/W] W X XXXXXXXX XXXXX	xxx	

(Continued)

Address		Re	egister		Block
Address	+0	+1	+2	+3	BIOCK
007078 _H			9 [R/W] W XXXXXXX XXXXXX		
00707Сн	xxx		9 [R/W] W X XXXXXXX XXXXX	XXX	
007080н) [R/W] W XXXXXXX XXXXXX		
007084н	xxx) [R/W] W X XXXXXXX XXXXX	XX	
007088н			I [R/W] W XXXXXXX XXXXXX		
00708Cн	XXX		I [R/W] W X XXXXXXXX XXXXX	XX	
007090н			2 [R/W] W XXXXXXX XXXXXX		Wild register
007094н	ххх		2 [R/W] W X XXXXXXX XXXXX	xx	control block
007098н			3 [R/W] W XXXXXXX XXXXXX		
00709Сн	XXX		B [R/W] W X XXXXXXX XXXXX	XX	
0070А0н			I [R/W] W XXXXXXX XXXXXX		
0070А4н	xxx		4 [R/W] W X XXXXXXXX XXXXX	xx	
0070A8H			5 [R/W] W XXXXXXX XXXXXX		
0070АСн	xxx		5 [R/W] W X XXXXXXX XXXXX	xx	
0070B0н to 0FFFFCн			_		(Reserved

* : The lower 16 bits (DTC15 to DTC0) of DMACA0 to DMACA4 cannot be accessed as bytes.

Notes : $\bullet\,$ Data is undefined in reserved or (—) area.

- Do not execute read modify write (RMW) instruction on registers having a write-only bit.
- The initial values are varied depending on the product series. Please refer to the hardware manual of MB91490 series for more details.

■ INTERRUPT VECTOR

	Interrupt	t number	I		
Interrupt source	Decimal	Hexa- decimal	Interrupt level	Offset	TBR default address
Reset	0	00		3FCн	000FFFFC⊦
Mode vector	1	01		3F8н	000FFFF8н
System reserved	2	02		3F4н	000FFFF4н
System reserved	3	03		3F0н	000FFFF0н
System reserved	4	04		ЗЕСн	000FFFECH
System reserved	5	05		3Е8н	000FFFE8⊦
System reserved	6	06		3E4н	000FFFE4H
Coprocessor absent trap	7	07		3Е0н	000FFFE0H
Coprocessor error trap	8	08		3DCн	000FFFDCн
INTE instruction	9	09		3D8н	000FFFD8н
System reserved	10	0A		3D4н	000FFFD4н
System reserved	11	0B		3D0н	000FFFD0н
Step trace trap	12	0C		3ССн	000FFFCCн
NMI request (tool)	13	0D		3С8н	000FFFC8н
Undefined instruction exception	14	0E		3C4н	000FFFC4н
NMI request	15	0F		3С0н	000FFFC0н
External interrupt 0	16	10	ICR00	3ВСн	000FFFBCн
External interrupt 1	17	11	ICR01	3В8н	000FFFB8н
External interrupt 2	18	12	ICR02	3В4н	000FFFB4н
External interrupt 3	19	13	ICR03	3В0н	000FFFB0н
External interrupt 4	20	14	ICR04	ЗАСн	000FFFACн
External interrupt 5	21	15	ICR05	ЗА8 н	000FFFA8н
External interrupt 6	22	16	ICR06	3А4н	000FFFA4н
Low voltage detection interrupt	23	17	ICR07	3А0н	000FFFA0н
Reload timer 0	24	18	ICR08	39Сн	000FFF9Cн
Reload timer 1	25	19	ICR09	398н	000FFF98⊦
Base timer 0 (source 0/source 1)	26	1A	ICR10	394н	000FFF94н
Multi-function serial interface 0 (UART transmission completed/reception completed/I ² C status)	27	1B	ICR11	390н	000FFF90н
Multi-function serial interface 1 (UART transmission completed/reception completed/I ² C status)	28	1C	ICR12	38Cн	000FFF8C⊦
Base timer 1 (source 0/source 1)	29	1D	ICR13	388 н	000FFF88н



	Interrup	t number	Interrupt		TBR default
Interrupt source	Decimal	Hexa- decimal	Interrupt level	Offset	address
Up/down counter 0	30	1E	ICR14	384н	000FFF84н
DTTI0	31	1F	ICR15	380н	000FFF80н
DMAC0 (end/error)	32	20	ICR16	37Сн	000FFF7Cн
DMAC1 (end/error)	33	21	ICR17	378н	000FFF78н
DMAC2/3/4 (end/error)	34	22	ICR18	374н	000FFF74н
Multi-function serial interface 2 (UART transmission completed/reception completed/I ² C status)	35	23	ICR19	370н	000FFF70н
System reserved	36	24	—	36Сн	000FFF6Cн
System reserved	37	25		368н	000FFF68н
System reserved	38	26	—	364н	000FFF64н
System reserved	39	27	—	360н	000FFF60н
PPG0/PPG1	40	28	ICR24	35Сн	000FFF5Cн
PPG2/PPG3	41	29	ICR25	358н	000FFF58н
PPG4/PPG5	42	2A	ICR26	354н	000FFF54н
PPG6/PPG7	43	2B	ICR27	350н	000FFF50н
Wave form generator 0 (underflow)	44	2C	ICR28	34Сн	000FFF4Cн
Wave form generator 1 (underflow)	45	2D	ICR29	348н	000FFF48н
Wave form generator 2 (underflow)	46	2E	ICR30	344н	000FFF44н
Timebase timer overflow	47	2F	ICR31	340н	000FFF40н
System reserved	48	30		33Сн	000FFF3Cн
Free-run timer 0 (compare clear)	49	31	ICR33	338н	000FFF38н
Free-run timer 0 (zero detection)	50	32	ICR34	334н	000FFF34н
Free-run timer 1 (compare clear)	51	33	ICR35	330н	000FFF30н
Free-run timer 1 (zero detection)	52	34	ICR36	32Сн	000FFF2Cн
Free-run timer 2 (compare clear)	53	35	ICR37	328н	000FFF28н
Free-run timer 2 (zero detection)	54	36	ICR38	324н	000FFF24н
8/10-bit A/D converter 2	55	37	ICR39	320н	000FFF20н
System reserved	56	38		31Cн	000FFF1C _H
8/10-bit A/D converter 1	57	39	ICR41	318 _H	000FFF18н
ICU0/ICU1 (capture)	58	ЗA	ICR42	314н	000FFF14H
ICU2/ICU3 (capture)	59	3B	ICR43	310н	000FFF10н
OCU0/OCU1 (match)	60	3C	ICR44	30Сн	000FFF0CH

(Continued)

Interrupt source	Interrupt number		Interrupt		TBR default
	Decimal	Hexa- decimal	level	Offset	address
OCU2/OCU3 (match)	61	3D	ICR45	308н	000FFF08н
OCU4/OCU5 (match)	62	3E	ICR46	304н	000FFF04н
Interrupt delay source bit	63	3F	ICR47	300н	000FFF00н
System reserved (Used by REALOS)	64	40	—	2FCн	000FFEFCн
System reserved (Used by REALOS)	65	41	—	2F8⊦	000FFEF8H
System reserved	66	42	—	2F4н	000FFEF4H
System reserved	67	43		2F0н	000FFEF0H
System reserved	68	44	—	2ECн	000FFEECH
System reserved	69	45	—	2E8н	000FFEE8H
System reserved	70	46	—	2E4н	000FFEE4H
System reserved	71	47	—	2E0н	000FFEE0H
System reserved	72	48	—	2DCн	000FFEDCH
System reserved	73	49	—	2D8н	000FFED8н
System reserved	74	4A	—	2D4н	000FFED4н
System reserved	75	4B	—	2D0н	000FFED0н
System reserved	76	4C	—	2CCн	000FFECCH
System reserved	77	4D	—	2C8н	000FFEC8н
System reserved	78	4E		2C4н	000FFEC4H
System reserved	79	4F		2C0н	000FFEC0н
Used by INT instruction	80 to 255	50 to FF		2ВСн to 000н	000FFEBC⊦ to 000FFC00⊦
■ PIN STATUS IN EACH CPU STATE

Terms used as the status of pins mean as follows.

- Input enabled Means that the input function can be used.
- Input disabled Indicates that the input function cannot be used.
- Input fixed to "0"
 A state of a pin, in which "0" is transmitted to internal circuitry, with the external input shut off by the input gate adjacent to the pin.
- Output Hi-Z Means to place a pin in a high impedance state by disabling the pin driving transistor from driving.
- Preserving the previous state
 Means to output the state existing immediately prior to entering this mode.
 That is, to output according to an internal resource with an output when it is operating or to preserve an output when the output is provided, for example, as a port.
- Input enabled when external interrupt function selected and enabled Inputs are allowed only when the pin is configured as an external interrupt request input pin and the external interrupt request is enabled.

		During ini	tialization		In stop	mode	
Pin name	Function	INITX = "L"*1 or when Low voltage detection reset occurs	INITX = "H"*2 or when Low voltage detection reset is released	In sleep mode	HIZ = 0	HIZ = 1	
NMIX	NMIX	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	
P80 to P83	INT0 to INT3					Output Hi-Z/	
P84	INT4/PPG4					Input "0" fixed	
P85	INT5/PPG5	Output Hi-Z/	Output Hi-Z/			Input enabled	
P86	INT6/PPG6	Input disabled	Input enabled	Input enabled	Input enabled	when interrupt function selected and enabled	
PA1, PA2	ADTG1, ADTG2	Output Hi-Z/ Input disabled	Output Hi-Z/ Input enabled	Retention of the immediately prior state	Retention of the immediately prior state	Output Hi-Z/ Input "0" fixed	
PB4 to PB7	AN1-0 to AN1-3	Output Hi-Z/	Output Hi-Z/	Retention of the	Retention of the	Output Hi-Z/	
PC0 to PC7	AN2-0 to AN2-7	Input disabled	Input "0" fixed	immediately prior state	immediately prior state	Input "0" fixed	
PG0, PG3	SCK0, SCK1			Retention of the immediately			
PG1, PG4	SIN0, SIN1				Retention of the immediately prior state	Output Hi-Z/In-	
PG2, PG5	SOT0, SOT1	Output Hi-Z/	Output Hi-Z/				
PH0	SCK2	Input disabled	Input enabled	prior state		put "0" fixed	
PH1	SIN2						
PH2	SOT2						
PJ0, PJ2	TINO, TIN1	Output Hi-Z/	Output Hi-Z/	Retention of the	Retention of the	Output Hi-Z/In-	
PJ1, PJ3	TOUT0, TOUT1	Input disabled	Input enabled	immediately prior state	immediately prior state	put "0" fixed	
PL0	AIN0	• • • • • • •	• • • • • •	Retention of the	Retention of the		
PL1	BIN0	Output Hi-Z/ Input disabled	Output Hi-Z/ Input enabled	immediately	immediately	Output Hi-Z/In- put "0" fixed	
PL2	ZIN0		put onabiou	prior state	prior state		
PP0 to PP3	IC0 to IC3						
PP4	CKI0	Output Hi-Z/	Output Hi-Z/	Retention of the	Retention of the immediately	Output Hi-Z/In-	
PP5	DTTI0	Input disabled	Input enabled	immediately prior state	prior state	put "0" fixed	
PQ0 to PQ5	RTO0 to RTO5			-	-		

*1 : INITX = "L" : Indicates the pin status with INITX remaining at the "L" level.

*2 : INITX = "H" : Indicates the pin status existing immediately after INITX transition from "L" to "H" level.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Poromotor	Symbol	Rat	ting	Unit	Bomorko
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1	Vcc	Vss - 0.5	Vss + 6.0	V	
Analog power supply voltage*1,*2,*6	AVCC10	Vss – 0.5	Vss + 6.0	V	
Analog reference voltage*7	AVRH2	Vss - 0.5	Vss + 6.0	V	
Input voltage*1	Vı	Vss - 0.3	Vcc + 0.3	V	
Analog pin input voltage*1	VIA	Vss - 0.3	AVcc + 0.3	V	
Output voltage*1	Vo	Vss - 0.3	Vcc + 0.3	V	
"L" level maximum output current*3	lo∟	_	10	mA	
"L" level average output	OLAV		4	mA	Except port Q0 to Q5
current*4	IOLAV		12	mA	Port Q0 to Q5
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current*5	ΣΙοίαν		50	mA	
"H" level maximum output current*3	Іон		-10	mA	
"H" level average output			-4	mA	Except port Q0 to Q5
current *4	Іонач		-12	mA	Port Q0 to Q5
"H" level total maximum output current	ΣІон	_	-100	mA	
"H" level total average output current*5	ΣΙοήαν		-50	mA	
Power consumption	PD		430	mW	
Storage temperature	Тѕтс	-55	+125	°C	

*1 : The parameter is based on $V_{SS} = AVSS10 = 0$ V.

*2 : Be careful not to exceed V_{CC} + 0.3 V, for example, when the power is turned on. Be careful to set AVCC10 equal V_{CC}, for example, when the power is turned on.

- *3: The maximum output current is the peak value for a single pin.
- *4 : The average output is the average current for a single pin over a period of 100 ms.
- *5 : The total average output current is the average current for all pins over a period of 100 ms.
- *6 : AVCC10 is the analog supply voltage for the 8/10-bit A/D converter.

*7 : AVRH2 is the analog reference voltage for the 8/10-bit A/D converter.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

 $(V_{SS} = AVSS10 = 0.0 V)$

Parameter	Value			Unit	Remarks
Falailletei	Symbol	Min	Max	Unit	nemarks
Power supply voltage	Vcc	2.7	5.5	V	
Analog power supply voltage	AVCC10	Vss + 2.7	Vss + 5.5	V	For all 8/10-bit A/D converters (common use)
Analog reference voltage	AVRH2	AVSS10	AVCC10	V	For all 8/10-bit A/D converters (common use)
Operating temperature	TA	- 40	+ 85	°C	

2. Recommended Operating Conditions

Note : During power-on, it takes approximately 600 μ s for the internal power supply to stabilize after the V_{cc} power

supply has stabilized. Continue to assert the INITX pin during this period.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

Parameter "H" level input voltage	Symbol	Pin Name	Condition		Value		Unit	Remarks
Parameter	Symbol	Pin Name	Condition	Min	Тур	Max	Unit	Remarks
	VIHS	CMOS hysteresis input pin		$V_{CC} imes 0.8$		Vcc	V	
"L" level input voltage	VILS	CMOS hysteresis input pin		Vss		$V_{CC} imes 0.2$	v	
	V _{OH1}	Except port Q0 to Q5	Vcc = 5.0 V, Іон = 4 mA	V cc - 0.5			V	
"H" level output voltage	tput voltage V _{OH2} Port Q0 to	Port O0 to O5	Vcc = 5.0 V, Іон = 12 mA	V cc - 0.5		—	V	*1
"H" level input voltage "L" level input voltage "H" level output voltage "L" level output voltage Input leak current Pull-up resistance Power supply			Vcc = 3.0 V, Іон = 4 mA	Vcc - 0.5		_	V	*2
	Vol1	Except port Q0 to Q5	Vcc = 5.0 V, Io∟ = 4 mA	—		Vss + 0.4	V	
"L" level output voltage	Vol 2	Port O0 to O5	Vcc = 5.0 V, Io∟ = 12 mA	_		Vss + 0.4	V	*1
			Vcc = 3.0 V, Io∟ = 4 mA	—	_	Vss + 0.4	V	*2
current	Iu		Vcc = 5.0 V, Vss < VI < Vcc	- 5			μA	
Pull-up resistance	Rpull	INITX, pull-up pin		—	50		kΩ	
			$V_{cc} = 5.0 V,$ fc = 20 MHz, PLL × 4, CLKB = 80 MHz CLKP = 40 MHz Flash memory 3 wait (4cycle) access	_	60	70	mA	
Power supply current	lcc	VCC	$V_{cc} = 5.0 V,$ fc = 10 MHz, PLL × 5, CLKB = 50 MHz CLKP = 25 MHz Flash memory 2 wait (3cycle) access	_	45	55	mA	
			$V_{CC} = 5.0 V,$ fc = 10 MHz, PLL × 4, CLKB = 40 MHz CLKP = 40 MHz Flash memory 2 wait (3cycle) access	_	40	50	mA	

(Continued)

(Continued)

 $(V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ V}_{SS} = \text{AVSS10} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin Name	Condition		Value		Unit	Remarks
Farameter	Symbol		Condition	Min	Тур	Max	Unit	nemarks
Power Iccs VCC supply current			$\label{eq:Vcc} \begin{array}{l} V_{cc} = 5.0 \text{ V}, \\ f_c = 20 \text{ MHz}, \\ \text{PLL} \times 4, \\ \text{CLKB} = 80 \text{ MHz} \\ \text{CLKP} = 40 \text{ MHz} \\ \text{Flash memory} \\ \text{3 wait (4cycle)} \\ \text{access} \end{array}$	_	15	22	mA	In sleep mode
	VCC	$\label{eq:Vcc} \begin{array}{l} V_{cc} = 5.0 \text{ V}, \\ f_c = 10 \text{ MHz}, \\ \text{PLL} \times 5, \\ \text{CLKB} = 50 \text{ MHz} \\ \text{CLKP} = 25 \text{ MHz} \\ \text{Flash memory} \\ \text{2 wait (3cycle)} \\ \text{access} \end{array}$		9	15	mA	In sleep mode	
		$\label{eq:Vcc} \begin{array}{l} V_{cc} = 5.0 \text{ V}, \\ f_c = 10 \text{ MHz}, \\ \text{PLL} \times 4, \\ \text{CLKB} = 40 \text{ MHz} \\ \text{CLKP} = 40 \text{ MHz} \\ \text{Flash memory} \\ \text{2 wait (3cycle)} \\ \text{access} \end{array}$		11	17	mA	In sleep mode	
	Іссн	VCC			60	200	μA	In stop mode
Input capacitance	Cin	Other than VCC, VSS, AVSS10, AVCC10, AVRH2	_		5	15	pF	

*1 : $V_{CC} = 4.0 V$ to 5.5 V

*2 : Vcc = 2.7 V to 4.0 V

Parameter	Condition		Value		Unit	Remarks
Parameter	Condition	Min	Тур	Max	Unit	nemarks
Sector erase time (8 Kbytes sectors)	$V_{CC} = 5.0 V,$ $T_{A} = +25 \ ^{\circ}C$	_	0.5	2.0	S	Not including time for internal writing before deletion.
Word write time	$ V_{CC} = 5.0 \text{ V}, \\ T_A = +25 ^\circ\text{C} $	_	6	100	μs	Not including system-level overhead time.
Chip erase time	$ V_{CC} = 5.0 \text{ V}, \\ T_A = +25 ^\circ\text{C} $	_	1.8	29.5	S	Not including system-level overhead time.
Erase/write cycle	—	10000	_		cycle	
Flash memory data hold time		10			year	

4. Flash Memory Write/Erase Characteristics

5. AC Characteristics

(1) Clock Timing

(Vcc = 2.7 V to 5.5 V, Vss = AVSS10 = 0.0 V, T_A = $-40~^\circ\text{C}$ to +85 $^\circ\text{C}$)

Parameter	Sym-	Pin	Condition		Value		Unit	Remarks	
Farameter	bol	Name	Condition	Min	Тур	Max	Omt	Tiemarks	
Clock frequency	fc	X0 X1		10*²		20	MHz	When using the PLL within the self-oscillating range, set the multiplier so that	
Clock cycle time	tc	X0 X1	_	50*²		100	ns	the internal clock does not exceed the internal oper- ating clock fre- quency.	
Internal operating	fсрв		When 20 MHz is	5* ¹	_	80	MHz	CPU	
clock frequency	fcpp		input as the X0 clock frequency and	5* ¹	_	40	MHz	Peripheral	
Internal operating clock cycle time	tсрв		the oscillator circuit	12.5		200	ns	CPU	
	tcpp		PLL system is set to \times 4 multiplication	25	_	200	ns	Peripheral	

*1 : The values assume a gear cycle of 1/16.

*2 : When the PLL is used, the PLL multiplication rate varies depending on the frequency of the clock input to the X0 and X1 pins. Set the PLL multiplication rate so that the PLL output clock frequency is in the range between 40 MHz and 80 MHz.

PLL Multiplication Rate	1	2	3	4	5	6	7	8	Unit
PLL output clock frequency when $X0 = 10$ MHz	(Setti	ng not alle	owed)	40	50	60	70	80	
PLL output clock frequency when X0 = 20 MHz	(Setting not allowed)	40	60	80	(50607080(Setting not allowed)			MHz

• Conditions for measuring the clock timing ratings



(2) PLL Oscillation stabilization time (LOCK UP TIME)

	(Vcc = 2.7	7 V to 5.5 V, V	/ss = AVSS10	$= 0.0 V, T_A =$	-40 °C to $+$	85 °C)
Parameter	Symbol	Pin Name	Condition	Va	Unit	
Falameter	Symbol		Condition	Min	Max	Unit
PLL Oscillation stabilization wait time (LOCK UP TIME)	tlocк*	—	_	600	—	μs

* : The length of time to wait for the PLL oscillations to stabilize.

(3) Reset Input Ratings

 $(V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ V}_{SS} = \text{AVSS10} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin Name	Condition	Value		Unit
Faiametei	Symbol	FIII Name	Condition	Min	Max	Unit
INITX input time (at power-on)				$\begin{array}{c} t_{\text{PON}} + t_{\text{STBL}} + \\ \text{Oscillation time of oscillator} + \\ tc \times 2^{13} \end{array}$	—	ns
INITX input time (at STOP)	tintl	INITX		$\begin{array}{c} \text{Oscillation time of oscillator} \ + \\ \text{tc} \times 10 \end{array}$		ns
INITX input time (other than the above)				tc imes 10		ns

Notes : \bullet For tc (clock cycle time) , refer to "(1) Clock Timing".

• For tPON and tSTBL, refer to "(4) Power on Rise Time /Power-on Stabilization Time Ratings".



(4) Power on Rise Time /Power-on Stabilization Time Ratings

 $(V_{ss} = AVSS10 = 0.0 V, T_A = -40 \circ C to + 85 \circ C)$

Parameter	Symbol	Pin Name	Condition	Va	Unit	
Parameter			Condition	Min	Max	Onit
Power on rise time	t PON	VCC		600		μs
power-on stabilization time	t stbl			600		μs



(5) UART Timing

Demonstern	O was had	Din Nome	Osnalition	Value	9	llmit	Demerica
Parameter	neter Symbol Pin Name Condition Min		Min	Max	Unit	Remarks	
Serial clock cycle time	tscyc	SCK0 to SCK2		4tcycp		ns	
$SCK \downarrow \rightarrow$ SOT delay time	tslov	SCK0 to SCK2 SOT0 to SOT2	Internal shift	- 20	+ 20	ns	
Valid SIN \rightarrow SCK \uparrow	tivse	SCK0 to SCK2	clock mode	30		ns	*1
	UVSH	SIN0 to SIN2		35		ns	*2
SCK $\uparrow \rightarrow$ Valid SIN hold time	tsнix	SCK0 to SCK2 SIN0 to SIN2		0		ns	
Serial clock "H" pulse width	ts∺s∟	SCK0 to SCK2		2 × tcycp - 10		ns	
Serial clock "L" pulse width	tslsн	SCK0 to SCK2		tсүср + 10	_	ns	
$SCK \downarrow \rightarrow$	tsLov	SCK0 to SCK2	External shift		25	ns	*1
SOT delay time	ISLOV	SOT0 to SOT2	clock mode	—	35	ns	*2
Valid SIN \rightarrow SCK \uparrow	tıvsн	SCK0 to SCK2 SIN0 to SIN2		10		ns	
SCK $\uparrow \rightarrow$ Valid SIN hold time	tsнıx	SCK0 to SCK2 SIN0 to SIN2		20		ns	

(Vcc = 2.7 V to 5.5 V, Vss = AVSS10 = 0.0 V, T_A = -40 °C to +85 °C)

*1 : Vcc = 4.0 V to 5.5 V

 $*2 : V_{CC} = 2.7 V \text{ to } 4.0 V$

Notes : • The above ratings are the AC characteristics for CLK synchronous mode.

• tcycp indicates the peripheral clock cycle time.

• Internal shift clock mode



• External shift clock mode



(6) Free-run Timer Clock, Up/Down Counter, Base Timer, and External Interrupt Input Timing $(V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ Vss} = \text{AVSS10} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

	($V_{\rm CC} = 2.7 \ V \ 10 \ 5.5$	$\mathbf{v}, \mathbf{v}ss = \mathbf{Av}\mathbf{S}s$	510 = 0.0 V, TA	= = 40 0 10 -	+ 65 (0)
Parameter	Symbol	Pin Name	Condition	Va	Unit	
Falameter	Symbol Pill Name		Condition	Min	Max	Onit
Free-run timer input clock pulse width		CKI0		$4 imes t_{CYCP}$	_	ns
Up-down counter input pulse width	tтıwн	AINO BINO ZINO		$4 imes t_{CYCP}$		ns
Base timer input pulse width	t⊤ıw∟	TIN0, TIN1		$4 imes t_{CYCP}$	_	ns
External interrupt		INT0 to INT6		$4 imes t_{CYCP}$	_	ns
input pulse width				1.0*		μs

* : In stop mode

Note : tcycp indicates the peripheral clock cycle time.



(7) Trigger Input Timing

	(Vo	c = 2.7 V to 5.5 V, Vss	= AVSS10 =	0.0 V, $T_A = -$	40 °C to +	85 °C)
Parameter	Symbol Pin Name		Condition	Valu	Unit	
Falameter			Condition	Min	Max	Unit
Input Capture trigger input	tıcwн tıcw∟	IC0 to IC3		$5 imes t_{CYCP}$	_	ns
Base timer trigger input	tтginwн tтginwL	TINO, TIN1	—	$4 imes t_{CYCP}$	—	ns
A/D activation trigger input	tadtgwh tadtgwl	ADTG1, ADTG2		5 imes tсуср		ns

Note : tcycp indicates the peripheral clock cycle time.



(8) I²C Timing

a. Master Mode

Parameter	Sym-	Pin	Condition	Standar	rd Mode	Fast M	lode* ³	Unit	Remarks	
Parameter	bol	name	Condition	Min	Max	Min	Max	Unit	Remarks	
SCL clock frequency	fsc∟			0	100	0	400	kHz		
"L" width of the SCL clock	tLOW			4.7	—	1.3	—	μs		
"H" width of the SCL clock	t high			4.0	—	0.6	_	μs		
Bus free time between STOP and START conditions	t BUS			4.7		1.3		μs		
SCL↓→ SDA output delay time	t dldat				5 × tcycp*1		5 × tcycp*1	ns		
Setup time for a repeated START condition SCL↑→SDA↓	t susta	SDAn, SCLn	R=1 kΩ, C=50 pF*4	4.7		0.6		μs		
Hold time for a repeated START condition SDA↓→SCL↓	t hdsta				4.0		0.6		μs	The first clock pulse is generated after this.
Setup time for STOP condition SCL↑→SDA↑	tsusto			4.0	_	0.6		μs		
SDA Data input hold time (vs. SCL↓)	thddat			2×tcycp*1		2 × tcycp *1		μs		
SDA Data input setup time (vs. SCL↑)	tsudat			250		100 *²		ns		

(Vcc = 2.7 V to 5.5 V, Vss = AVSS10 = 0.0 V, T_A = - 40 °C to + 85 °C)

*1: tCYCP indicates the peripheral clock cycle time.

*2 : A Fast-mode l²C-bus device can be used in a Standard-mode l²C-bus system, but the requirement t_{SUDAT} ≥ 250 ns must then be met.
 If a device does not extend the "L" period of the SCL signal, it is necessary to output the next piece of data to the SDA line 1250 ns (SDA and SCL rising Max time + t_{SUDAT}) before the SCL line is released.

*3 : For use at over 100 kHz, set the peripheral clock to at least 6 MHz.

*4 : R and C are the pull-up resistance and load capacitance of the SCL and SDA lines.

b. Slave Mode

			(Vcc	= 2.7 V to	5.5 V, Vss =	AVSS10 =	0.0 V, T _A =	- 40 °	C to + 85 °C)	
Parameter	Sym- Pin	Pin	Condition	Standard Mode		Fast Mode*3		Unit	Remarks	
Farameter	bol	name	Condition	Min	Мах	Min	Max	Unit	nemarks	
SCL clock frequency	fsc∟			0	100	0	400	kHz		
"L" width of the SCL clock	t∟ow			4.7	_	1.3	—	μs		
"H" width of the SCL clock	tніgн			4.0	_	0.6	—	μs		
Bus free time between STOP and START conditions	teus			4.7	_	1.3	_	μs		
$SCL \downarrow \rightarrow SDA$ output delay time	t dldat		R=1 kΩ, C=50 pF*4	_	5 × tcycp *1		5 × tcycp *1	ns		
Setup time for a repeated START condition SCL $\uparrow \rightarrow$ SDA \downarrow	t susta	SDAn, SCLn			4.7	_	0.6	_	μs	
Hold time for a repeated START condition SDA $\downarrow \rightarrow$ SCL \downarrow	t hdsta				4.0		0.6		μs	The first clock pulse is generated after this.
Setup time for STOP condition SCL $\uparrow \rightarrow$ SDA \uparrow	t susto			4.0	_	0.6		μs		
SDA Data input hold time (vs. SCL \downarrow)	t hddat			2 × tcycp *1		2 × tcycp *1		μs		
SDA Data input setup time (vs. SCL ↑)	t sudat			250		100 *2	_	ns		

- -

*1 : toycp indicates the peripheral clock cycle time.

*2 : A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement $t_{\text{SUDAT}} \ge 250 \text{ ns must then be met.}$ If a device does not extend the "L" period of the SCL signal, it is necessary to output the next piece of data to the SDA line 1250 ns (SDA and SCL rising Max time + tsudat) before the SCL line is released.

- *3 : For use at over 100 kHz, set the peripheral clock to at least 6 MHz.
- *4 : R and C are pull-up resistance and load capacitance of the SCL and SDA lines.

6. Electrical Characteristics for the A/D Converter

(1) 8/10-bit A/D Converter

 $(V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, \text{ AVRH2} = 4.0 \text{ V to } 5.5 \text{ V}, \text{ Vss} = \text{AVSS10} = 0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Sym-	Pin Name		Value		Unit	Remarks
Parameter	bol		Min Typ		Max	Unit	nemarks
Resolution		—	—	—	10	bit	
Total error	—		- 4		+ 4	LSB	
Linearity error	—	_	- 3.5	—	+ 3.5	LSB	
Differential linearity error		_	- 3	_	+ 3	LSB	When AVRH2 =
Zero transition voltage	Vот	AN1-0 to AN1-3 AN2-0 to AN2-7	AVSS10-3.5	AVSS10+0.5	AVSS10+4.5	LSB	5.0 V
Full-scale transition voltage	VFST	AN1-0 to AN1-3 AN2-0 to AN2-7	AVRH2-5.5	AVRH2-1.5	AVRH2+2.5	LSB	
Conversion time*1			1.2		_	μs	
Analog port input current	lain	AN1-0 to AN1-3 AN2-0 to AN2-7	_	_	10	μA	
Analog input voltage	VAIN	AN1-0 to AN1-3 AN2-0 to AN2-7	AVSS10	_	AVRH2	V	
Reference voltage		AVRH2	AVSS10		AVCC10	V	
Power supply	la	AVCC10	—	2	5	mA	
current (Analog + digital)	І ан ^{*2}	AVCC10			5	μA	For each 1 unit
Reference voltage supply current (between AVRH2	Īĸ	AVRH2		1	2.5	mA	For each 1 unit, at AVRH2 = 5.0 V AVSS10 = 0 V
and AVSS)	І кн ^{*2}	AVRH2	_	_	5	μA	For each 1 unit, at stop mode
Analog input capacitance			_	_	12.5	pF	
Interchannel disparity		AN1-0 to AN1-3 AN2-0 to AN2-7	—	_	4	LSB	

*1 : When $V_{CC} = AVCC10 = 5.0 V$ and peripheral clock = 33 MHz

*2 : The current when the CPU is in stop mode and the A/D converter is not operating (at $V_{CC} = AVCC10 = AVRH2 = 5.0 V$).

Notes : • The above figures do not guarantee the accuracy between each unit.

- Output impedance of the external circuit \leq 2 k Ω .
- The result of 8/10 bit A/D conversion is not guaranteed at the voltage of $V_{CC} = 2.7$ V to 4.0 V.

• External impedance and sampling time of analog inputs

The A/D converter is fitted with a sample and hold circuit. If the external impedance is so high that there is not sufficient time for sampling, the internal sample and hold capacitor will not fully charge to the analog voltage, and the precision of the A/D conversion will be adversely affected. Therefore, in order to satisfy the A/D conversion precision specifications, either adjust the register values and operating frequency or reduce the external impedance so that the sampling time is greater than the minimum value as given by the relationship between external impedance and minimum sampling time. If you are still unable to hold enough sampling time, connect a capacitor of about 0.1 µF to the analog input pin.





About errors

• The relative error increases as the value of |AVRH2 - AVSS| decreases.

Definition of 8/10-bit A/D Converter Terms

- Resolution : Analog variation that is recognized by the A/D converter.
- Linearity error

: Deviation between the line connecting zero transition point $(000000000 \leftrightarrow \rightarrow 000000001)$ and full-scale transition point

 $(1111111110 \leftarrow \rightarrow 111111111)$ and actual conversion characteristics.

- Differential linear error : Deviation from the ideal value of input voltage necessary to change the output code by ILSB.
- Total Error : This error is the difference between actual and ideal values, including the zero transition error/full-scale transition error/linearity error.







7. Low Voltage Detection Interrupt / Reset Electrical Characteristics

a. Low Voltage Detection Interrupt

 $(T_A = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C)$

Parameter	Symbol	Pin		Value		Unit	Remarks
Falameter	Symbol	name	Min	Тур	Max	Unit	nemarks
Detect voltage	VDL	VCC	3.40	3.70	4.00	V	When voltage drops
Release voltage	VDH	VCC	3.45	3.75	4.05	V	When voltage rises
Power supply voltage changing rate	dV/dt	VCC	_		0.004	V/µs	Value which detect voltage (VDL) and release voltage (VDH) are guaranteed within each spec.

b. Low Voltage Detection Reset

 $(T_A = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C)$

Parameter	Symbol	Pin		Value		Unit	Remarks
Farameter	Symbol	name	Min	Тур	Max	Unit	neillaiks
Detect voltage	VDL	VCC	2.76	3.00	3.24	V	When voltage drops
Release voltage	VDH	VCC	2.81	3.05	3.29	V	When voltage rises
Power supply voltage changing rate	dV/dt	VCC			0.004	V/µs	Value which detect voltage (VDL) and release voltage (VDH) are guaranteed within each spec.



■ ORDERING INFORMATION

Part No.	Package
MB91F492PMC-GE1	64-pin plastic LQFP (FPT-64P-M23)
MB91F492PMC1-GE1	64-pin plastic LQFP (FPT-64P-M24)

PACKAGE DIMENSIONS





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

(Continued)





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/





FUJITSU MICROELECTRONICS LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.