

5-V Low Drop Fixed Voltage Regulator

TLE 4269



Features

- Output voltage tolerance $\leq \pm 2\%$
- 150 mA current capability
- Very low current consumption
- Early warning
- Reset output low down to $V_{Q} = 1 \text{ V}$
- Overtemperature protection
- Reverse polarity proof
- Adjustable reset threshold
- Very low drop voltage
- Wide temperature range
- Integrated pull-up resistor at logic outputs
- Green Product (RoHS compliant)
- AEC Qualified

Functional Description

This device an automotive suited voltage regulator with a fixed 5-V output. The maximum operating voltage is 45 V. The output is able to drive 150 mA load. It is short circuit protected and the thermal shutdown switches the output off if the junction temperature is in excess of 150 °C. A reset signal is generated for an output voltage of $V_Q < 4.65$ V. The reset threshold voltage can be decreased by external connection of a voltage divider. The reset delay time can be set by an external capacitor. Reset and sense output have integrated pull-up

resistors. If the integrated resistors are not desired TLE 4279 can be used. It is also possible to supervise the input voltage by using an integrated comparator to give a low voltage warning.

| Туре | Package |
|-------------|--------------|
| TLE 4269 G | PG-DSO-8-16 |
| TLE 4269 GM | PG-DSO-14-30 |
| TLE 4269 GL | PG-DSO-20-35 |











Table 1 Pin Definitions and Functions (TLE 4269 G)

| | Fin Deminions and Functions (TEL 4209 G) | | | | |
|---------|--|---|--|--|--|
| Pin No. | Symbol | Function | | | |
| 1 | I | Input; block to GND directly at the IC with a ceramic capacitor. | | | |
| 2 | SI | Sense Input; if not needed connect to Q. | | | |
| 3 | RADJ | Reset Threshold Adjust; if not needed connect to GND. | | | |
| 4 | D | Reset Delay; to select delay time, connect to GND via capacitor. | | | |
| 5 | GND | Ground | | | |
| 6 | RO | Reset Output; the open-collector output is internally linked to Q via a 20 k Ω pull-up resistor. Keep open, if not needed. | | | |
| 7 | SO | Sense Output; the open-collector output is internally linked to the output via a 20 k Ω pull-up resistor. Keep open, if not needed. | | | |
| 8 | Q | 5-V Output; connect to GND with a 10 μ F capacitor, ESR < 10 Ω. | | | |





Pin Configuration (top view) Figure 2

| Table 2 | Pin De | Pin Definitions and Functions (TLE 4269 GM) | | | | |
|------------|--------|---|--|--|--|--|
| Pin No. | Symbol | Function | | | | |
| 1 | RADJ | Reset Threshold Adjust; if not needed connect to GND. | | | | |
| 2 | D | Reset Delay; to select delay time; connect to GND via capacitor. | | | | |
| 3, 4, 5, 6 | GND | Ground | | | | |
| 7 | RO | Reset Output; open-collector output, internally connected to Q via a pull-up resistor of 20 k Ω . Keep open, if not needed. | | | | |
| 8 | SO | Sense Output; open-collector output, internally connected to Q via a 20 k Ω pull-up resistor. Keep open, if not needed. | | | | |
| 9 | Q | 5-V Output; connect to GND with a 10 μ F capacitor, ESR < 10 Ω. | | | | |
| 10, 11, 12 | GND | Ground | | | | |
| 13 | I | Input; block to GND directly at the IC with a ceramic capacitor. | | | | |
| 14 | SI | Sense Input; if not needed connect to Q. | | | | |

Table 2 n Definitions and Eurotions (TLE 1260 GM)





Figure 3 Pin Configuration (top view)

Table 3Pin Definitions and Functions (TLE 4269 GL)

| Pin No. | Symbol | Function |
|-------------------|--------|--|
| 1 | RADJ | Reset Threshold Adjust; if not needed connect to ground. |
| 2 | D | Reset Delay; to select delay time, connect to GND via external capacitor. |
| 4 - 7, 14 - 17 | GND | Ground |
| 10 | RO | Reset Output; the open-collector output is internally linked to Q via a 20 k Ω pull-up resistor. Keep open, if not needed. |
| 11 | SO | Sense Output; the open-collector output is internally linked to the output via a 20 k Ω pull-up resistor. Keep open, if not needed. |
| 12 | Q | Output; connect to GND with a 10 μ F capacitor, ESR < 10 Ω . |
| 19 | 1 | Input; block directly at the IC by a ceramic capacitor. |
| 20 | SI | Sense Input; if not needed connect to Q. |



Circuit Description

The control amplifier compares a reference voltage, made highly accurate by resistance balancing, with a voltage proportional to the output voltage and drives the base of the series PNP transistor via a buffer. Saturation control as a function of the load current prevents any over-saturation of the power element.

The reset output RO is in high-state if the voltage on the delay capacitor $C_{\rm D}$ is greater or equal $V_{\rm UD}$. The delay capacitor $C_{\rm D}$ is charged with the current $I_{\rm D}$ for output voltages greater than the reset threshold $V_{\rm RT}$. If the output voltage gets lower than $V_{\rm RT}$ ('reset condition') a fast discharge of the delay capacitor $C_{\rm D}$ sets in and as soon as $V_{\rm D}$ gets lower than $V_{\rm LD}$ the reset output RO is set to low-level.

The time gap for the delay capacitor discharge is the reset reaction time t_{BB} .

The reset threshold V_{RT} can be decreased via an external voltage divider connected to the pin RADJ. In this case the reset condition is reached if $V_{\text{Q}} < V_{\text{RT}}$ and $V_{\text{RADJ}} < V_{\text{RAQDJ, TH}}$. Dimensioning the voltage divider (Figure 5) according to:

$$V_{\text{THRES}} = V_{\text{RADJ,TH}} \times (R_{\text{ADJ1}} + R_{\text{ADJ2}}) / R_{\text{ADJ2}}, \tag{1}$$

the reset threshold can be decreased down to 3.5 V. If the reset-adjust-option is not needed the RADJ-pin should be connected to GND causing the reset threshold to go to its default value (typ. 4.65 V).

A built in comparator compares the signal of the pin SI, normally fed by a voltage divider from the input voltage, with the reference and gives an early warning on the pin SO. It is also possible to superwise another voltage e.g. of a second regulator, or to build a watchdog circuit with few external components.

Application Description

The input capacitor C_1 is necessary for compensating line influences. Using a resistor of approx. 1 Ω in series with C_1 , the oscillating circuit consisting of input inductivity and input capacitance can be damped. The output capacitor C_Q is necessary for the stability of the regulating circuit. Stability is guaranteed at values \geq 10 μ F and an ESR \leq 10 Ω within the operating temperature range. For small tolerances of the reset delay the spread of the capacitance of the delay capacitor and its temperature coefficient should be noted.





Figure 4 Block Diagram



Table 4Absolute Maximum Ratings

 $T_{\rm j}$ = -40 to 150 °C

| Parameter | Symbol | Limi | t Values | Unit | Notes |
|----------------------|-------------------|------|----------|------|------------------|
| | | Min. | Max. | | |
| Input | | | | | • |
| Input voltage | VI | -40 | 45 | V | - |
| Input current | I | - | - | - | internal limited |
| Sense Input | | | | | |
| Input voltage | V _{SI} | -40 | 45 | V | - |
| Input current | I _{SI} | 1 | 1 | mA | - |
| Reset Threshold | | | | | • |
| Voltage | V_{RADJ} | -0.3 | 7 | V | - |
| Current | I _{RADJ} | -10 | 10 | mA | - |
| Reset Delay | | | | | |
| Voltage | VD | -0.3 | 7 | V | - |
| Current | ID | _ | _ | _ | internal limited |
| Ground | | | | | |
| Current | $I_{\rm GND}$ | 50 | _ | mA | - |
| Reset Output | | · | | | |
| Voltage | V _R | -0.3 | 7 | V | - |
| Current | I _R | - | - | - | internal limited |
| Sense Output | | · | | | |
| Voltage | V _{SO} | -0.3 | 7 | V | - |
| Current | I _{SO} | _ | _ | - | internal limited |
| 5-V Output | | • | | | |
| Output voltage | V _Q | -0.5 | 7 | V | - |
| Output current | IQ | -10 | _ | mA | - |
| Temperature | | • | | | |
| Junction temperature | Tj | _ | 150 | °C | - |
| Storage temperature | T _{Stg} | -50 | 150 | °C | _ |



Table 4Absolute Maximum Ratings (cont'd)

 $T_{\rm j}$ = -40 to 150 °C

| Parameter | Symbol | Limi | t Values | Unit | Notes |
|----------------------|----------------|------|----------|------|----------------------------|
| | | Min. | Max. | | |
| Operating Range | | - | | | |
| Input voltage | V_1 | _ | 45 | V | - |
| Junction temperature | T _i | -40 | 150 | °C | _ |
| Thermal Data | | | L | | |
| Junction-ambient | $R_{ m thja}$ | _ | 200 | K/W | PG-DSO-8-16 |
| | | _ | 70 | K/W | PG-DSO-14-30 |
| | | _ | 70 | K/W | PG-DSO-20-35 |
| Junction-pin | $R_{ m thjp}$ | _ | 30 | K/W | PG-DSO-14-30 ¹⁾ |
| | | - | 30 | K/W | PG-DSO-20-35 ¹⁾ |

1) Measured to Pin 4

Table 5Characteristics

 $V_{\rm I}$ = 13.5 V; $T_{\rm j}$ = -40 °C < $T_{\rm j}$ < 125 °C

| Parameter | Symbol Limit Values | | | Unit | Measuring | |
|---|---------------------|------|------|------|-----------|---|
| | | Min. | Тур. | Max. | | Condition |
| Output voltage | V _Q | 4.90 | 5.00 | 5.10 | V | $\begin{array}{l} 1 \ \mathrm{mA} \leq I_{\mathrm{Q}} \leq 100 \ \mathrm{mA}, \\ 6 \ \mathrm{V} \leq V_{\mathrm{I}} \leq 16 \ \mathrm{V} \end{array}$ |
| Current limit | IQ | 150 | 200 | 500 | mA | - |
| Current consumption; $I_q = I_l - I_Q$ | Iq | - | 240 | 300 | μA | $I_{\rm Q} \le 1$ mA, $T_{\rm j} < 85 \ ^{\circ}{\rm C}$ |
| $\overline{\text{Current consumption;}} \\ I_{q} = I_{I} - I_{Q}$ | Iq | - | 250 | 700 | μA | <i>I</i> _Q = 10 mA |
| $\overline{\text{Current consumption;}} \\ I_{q} = I_{I} - I_{Q}$ | Iq | - | 2 | 8 | mA | $I_{\rm Q} = 50 \text{ mA}$ |
| Drop voltage | V_{dr} | - | 0.25 | 0.5 | V | $I_{\rm Q} = 100 \ {\rm mA}^{1)}$ |
| Load regulation | ΔV_{Q} | - | 10 | 30 | mV | $I_{\rm Q}$ = 5 mA to 100 mA |
| Line regulation | ΔV_{Q} | - | 10 | 40 | mV | $V_{\rm I}$ = 6 V to 26 V, $I_{\rm Q}$ = 1 mA |



Table 5Characteristics (cont'd)

$V_{\rm I}$ = 13.5 V; $T_{\rm j}$ = -40 °C < $T_{\rm j}$ < 125 °C

| Parameter | Symbol | Limit Values | | | Unit | Measuring |
|------------------------------------|------------------------|--------------|------|------|------|---|
| | | Min. | Тур. | Max. | | Condition |
| Reset Generator | | | | | | |
| Switching threshold | V_{RT} | 4.50 | 4.65 | 4.80 | V | - |
| Reset adjust switching threshold | $V_{RADJ, TH}$ | 1.26 | 1.35 | 1.44 | V | V _Q > 3.5 V |
| Reset pull-up | _ | 10 | 20 | 40 | kΩ | - |
| Saturation voltage | $V_{\mathrm{RO, SAT}}$ | - | 0.1 | 0.4 | V | R _{intern} |
| Upper delay switching threshold | V _{UD} | 1.4 | 1.8 | 2.2 | V | _ |
| Lower delay switching threshold | V _{LD} | 0.3 | 0.45 | 0.60 | V | _ |
| Saturation voltage delay capacitor | $V_{D, SAT}$ | - | - | 0.1 | V | $V_{\rm Q} < V_{\rm RT}$ |
| Charge current | ID | 3.0 | 6.5 | 9.5 | μA | $V_{\rm D} = 1 \text{ V}$ |
| Delay time $L \rightarrow H$ | t _d | 17 | 28 | - | ms | <i>C</i> _D = 100 nF |
| Delay time $H \rightarrow L$ | <i>t</i> t | _ | 1 | _ | μs | <i>C</i> _D = 100 nF |
| Input Voltage Sense | | | | | | |
| Sense threshold high | $V_{\rm SI,\ high}$ | 1.24 | 1.31 | 1.38 | V | - |
| Sense threshold low | $V_{\rm SI,\ low}$ | 1.16 | 1.20 | 1.28 | V | - |
| Sense output low voltage | $V_{ m SO,\ low}$ | - | 0.1 | 0.4 | V | $V_{\rm SI}$ < 1.20 V; $V_{\rm Q}$ > 3 V, $R_{\rm intern}$ |
| Sense pull-up | - | 10 | 20 | 40 | kΩ | - |
| Sense input current | I _{SI} | -1 | 0.1 | 1 | μA | - |

1) Drop voltage = $V_1 - V_Q$ measured when the output voltage has dropped 100 mV from the nominal value obtained at 13.5 V input.















Figure 7 Sense Timing Diagram



Charge Current $I_{\rm D}$ versus Temperature $T_{\rm i}$



Drop Voltage V_{dr} versus Output Current I_{Q}



Switching Voltage $V_{\rm UD}$ and $V_{\rm LD}$ versus Temperature $T_{\rm i}$



Reset Adjust Switching Threshold $V_{\text{BADJ,TH}}$ versus Temperature T_{i}





Current Consumption I_{Q} versus Input Voltage V_{I}



Sense Threshold V_{SI} versus Temperature T_i



Output Voltage V_{Q} versus Input Voltage V_{I}



Output Voltage V_{Q} versus Temperature T_{i}





Output Current I_{Q} versus Input Voltage V_{I}



Current Consumption I_q versus Output Current I_Q



Current Consumption I_q versus Output Current I_Q





Package Outlines



Figure 8 PG-DSO-8-16 (Plastic Dual Small Outline)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm





Figure 9 PG-DSO-14-30 (Plastic Dual Small Outline)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm





Figure 10 PG-DSO-20-35 (Plastic Dual Small Outline)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm





Revision History

| Version | Date | Changes |
|----------|------------|---|
| Rev. 2.4 | 2007-03-20 | Initial version of RoHS-compliant derivate of TLE 4269 Page 1: AEC certified statement added Page 1 and Page 15 ff: RoHS compliance statement and Green product feature added Page 1 and Page 15 ff: Package changed to RoHS compliant version Legal Disclaimer updated |

Edition 2007-03-20 Published by Infineon Technologies AG 81726 Munich, Germany © 2007 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.