

Trusted Platform Module

TPM SLB 9670 TCG Family 2 Level 00 Rev. 01.16

SLB 9670VQ2.0 SLB 9670XQ2.0

Data Sheet

Revision 1.0, 2015-11-05

Chip Card and Security



Revision History								
Page or Item	Subjects (major changes since previous revision)							
Revision 1.0, 2015-11-05								
	Initial version							



Table of Contents

Table of Contents

1 1.1	Overview	
2	Device Types / Ordering Information	. 6
3 3.1	Pin Description	
4	Electrical Characteristics	10
4.1	Absolute Maximum Ratings	. 10
4.2	Functional Operating Range	. 10
4.3	DC Characteristics	. 11
4.4	AC Characteristics	. 12
4.5	Timing	. 13
5	Package Dimensions (VQFN)	14
5.1	Packing Type	. 14
5.2	Recommended Footprint	
5.3	Chip Marking	. 15



List of Figures

List of Figures

Figure 3-1	Pinout of the SLB 9670VQ2.0 (PG-VQFN-32-13 Package, Top View)	. 7
Figure 3-2	Typical Schematic	9
Figure 5-1	Package Dimensions PG-VQFN-32-13	14
Figure 5-2	Tape & Reel Dimensions PG-VQFN-32-13	14
Figure 5-3	Recommended Footprint PG-VQFN-32-13	14
Figure 5-4	Chip Marking PG-VQFN-32-13	15



List of Tables

List of Tables

Table 2-1	Device Configuration	6
Table 3-1	Buffer Types	7
Table 3-2	I/O Signals	
Table 3-3	Power Supply	8
Table 3-4	Not Connected	8
Table 4-1	Absolute Maximum Ratings	10
Table 4-2	Functional Operating Range	10
Table 4-3	Current Consumption	11
Table 4-4	DC Characteristics of SPI Interface Pins (SCLK, CS#, MISO, MOSI, RST#, PIRQ#)	11
Table 4-5	DC Characteristics of GPIO and PP Pins	12
Table 4-6	Device Reset	12
Table 4-7	AC Characteristics of SPI Interface	12



Overview

1 Overview

The SLB 9670 is a Trusted Platform Module and is based on advanced hardware security technology. This TPM implementation has achieved CC EAL4+ certification and serves as a basis for other TPM products and firmware upgrades. It is available in PG-VQFN-32-13 package. It supports an SPI interface with a transfer rate of up to 43 MHz. The SLB 9670 is a TPM based on TCG family 2.0 specifications (see [1] and [2]).

- Compliant to TPM Main Specification, Family "2.0", Level 00, Revision 01.16
- SPI interface
- Meeting Intel TXT, Microsoft Windows and Google Chromebook certification criteria for successful platform qualification
- True Random Number Generator (TRNG)
- Full personalization with Endorsement Key (EK) and EK certificate
- Standard (-20..+85°C) and Enhanced temperature range (-40..+85°C)
- PG-VQFN-32-13 package
- Pin compatible to SLB 9670 TPM1.2 version
- Optimized for battery operated devices: low standby power consumption (typ. 110µA)
- 24 PCRs (SHA-1 or SHA-256)
- 7206 Byte free NV memory
- Up to 3 loaded sessions (TPM_PT_HR_LOADED_MIN)
- Up to 64 active sessions (TPM_PT_ACTIVE_SESSIONS_MAX)
- Up to 3 loaded transient Objects (TPM_PT_HR_TRANSIENT_MIN)
- Up to 7 loaded persistent Objects (TPM_PT_HR_PERSISTENT_MIN)
- Up to 8 NV counters
- Up to 1 kByte for command parameters and response parameters
- Up to 768 Byte for NV read or NV write
- 1280 Byte I/O buffer
- Built-in support by Linux Kernel

1.1 Power Management

In the SLB 9670, power management is handled internally; no explicit power-down or standby mode is available. The device automatically enters a low-power state after each successful command/response transaction. If a transaction is started on the SPI bus from the host platform, the device will wake immediately and will return to the low-power mode after the transaction has been finished.

2 Device Types / Ordering Information

The SLB 9670 product family features devices using a VQFN package. **Table 2-1** shows the different versions.

Device Name	Package	Remarks
SLB 9670VQ2.0	PG-VQFN-32-13	Standard temperature range
SLB 9670XQ2.0	PG-VQFN-32-13	Enhanced temperature range

Table 2-1Device Configuration



Pin Description

3 Pin Description



Figure 3-1 Pinout of the SLB 9670VQ2.0 (PG-VQFN-32-13 Package, Top View)

Table 3-1 Buffer Types

Buffer Type	Description
TS	Tri-State pin
ST	Schmitt-Trigger pin
OD	Open-Drain pin

Table 3-2 I/O Signals

Pin Number	Name	Pin	Buffer	Function
PG-VQFN-32-13		Туре	Туре	
20	CS#	I	ST	Chip Select The SPI chip select signal (active low).
19	SCLK	I	ST	SPI Clock The SPI clock signal. Only SPI mode 0 is supported by the device.
21	MOSI	I	ST	Master Out Slave In (SPI Data) SPI data which is received from the master.
24	MISO	0	TS	Master In Slave Out (SPI Data) SPI data which is sent to the SPI bus master.
18	PIRQ#	0	OD	Interrupt Request Interrupt request signal to the host. The pin has no internal pull-up resistor. The interrupt is active low.



Pin Description

Table 3-2	I/O Signals (continued)	
-----------	-------------------------	--

Pin Number	Name	Pin	Buffer	Function	
PG-VQFN-32-13	_	Туре	Туре		
17	RST#	1	ST	Reset External reset signal. Asserting this pin unconditionally resets the device. The signal is active low and is typically connected to the PCIRST# signal of the host. This pin has a weak internal pull-up resistor.	
6	GPIO	I/O	TS	GPIO-Express-00 Signal See TCG specifications. This pin may be left unconnected; it has an internal pull- up resistor.	
7	PP	1	ST	Physical PresenceThis pin indicates physical presence; for use, pleaserefer to the TCG specification v1.2. The TPM2.0 devicedoes not use this functionality; however, to minimizepower consumption, this pin shall be connected to afixed level (either GND or VDD).This pin may be left unconnected; it has an internal pull-down resistor.	

Table 3-3 Power Supply

Pin Number	Name	Pin	Buffer	Function	
PG-VQFN-32-13		Туре	Туре		
8, 22	VDD	PWR	_	Power Supply All VDD pins must be connected externally and should be bypassed to GND via 100 nF capacitors.	
2, 9, 23, 32	GND	GND	—	Ground All GND pins must be connected externally.	

Table 3-4 Not Connected

Pin Number	Name	Pin	Buffer	Function
PG-VQFN-32-13		Туре	Туре	
29, 30	NC	NU	_	No Connect All pins must not be connected externally (must be left floating).
3 - 5, 10 - 13, 15, 25 - 28, 31	NCI	_	—	Not Connected Internally All pins are not connected internally (can be connected externally).



Pin Description

Pin Number	Name	Pin Type	Buffer Type	Function
PG-VQFN-32-13				
1, 14	NCI/VDD		-	Not Connected Internally/VDD All pins are not connected internally (can be connected externally). Note that pins 1 and 14 are defined as VDD in the TCG specification [2]. To be compliant, VDD can be connected to these pins.
16	NCI/GND	_	-	Not Connected Internally/GND This pin is not connected internally (can be connected externally). Note that pin 16 is defined as GND in the TCG specification [2]. To be compliant, GND can be connected to this pins.

Table 3-4Not Connected (continued)

3.1 Typical Schematic

Figure 3-2 shows the typical schematic for the SLB 9670. The power supply pins should be bypassed to GND with capacitors located close to the device.



Figure 3-2 Typical Schematic



4 Electrical Characteristics

This chapter lists the maximum and operating ranges for various electrical and timing parameters.

4.1 Absolute Maximum Ratings

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
Supply Voltage	V _{DD}	-0.3	-	7.0	V	-
Voltage on any pin	V _{max}	-0.3	-	V _{DD} +0.3	V	-
		-0.5	-	V _{DD} +0.5	V	V _{DD} = 3.3V ± 10%; pins MISO, MOSI, SCLK and CS#
Ambient temperature	T _A	-20	-	85	°C	Standard temperature devices
Ambient temperature	T _A	-40	-	85	°C	Enhanced temperature devices
Storage temperature	T _s	-40	-	125	°C	-
ESD robustness HBM: 1.5 kΩ, 100 pF	V _{ESD,HBM}	-	-	2000	V	According to EIA/JESD22-A114-B
ESD robustness	V _{ESD,CDM}	-	-	500	V	According to ESD Association Standard STM5.3.1 - 1999
Latchup immunity	I _{latch}			100	mA	According to EIA/JESD78

Table 4-1 Absolute Maximum Ratings

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

4.2 Functional Operating Range

Table 4-2 Functional Operating Range

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
Supply Voltage	V _{DD}	3.0	3.3	3.6	V	-
		1.65	1.8	1.95	V	-
Ambient temperature	T _A	-20	-	85	°C	Standard temperature devices
Ambient temperature	T _A	-40	-	85	°C	Enhanced temperature devices
Useful lifetime ¹⁾		-	-	5	у	
Operating lifetime ¹⁾		-	-	5	У	
Average T _A over lifetime		-	55	-	°C	

The useful lifetime of the device is 5 (five) years with a duty cycle (that means, a power-on time) of 100%. A useful
lifetime of 7 (seven) years can be guaranteed for a duty cycle of 70%. For both scenarios, it is assumed that the device
will be used for calculations for approximately 5% of the maximum useful lifetime.



4.3 DC Characteristics

 T_{A} = 25°C, V_{DD} = 3.3V \pm 0.3V or V_{DD} = 1.8V \pm 0.15V unless otherwise noted.

Table 4-3 Current Consumption

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
Current Consumption in Active Mode	I _{VDD_Active}			25	mA	
Current Consumption in Sleep Mode	I _{VDD_Sleep}		110		μA	Pin PP = GND, pins GPIO, RST# and PIRQ# = V _{DD} , CS# inactive (= V _{DD}), MOSI, MISOand SCLK don't care

Note: Current consumption does not include any currents flowing through resistive loads on output pins!

Parameter	Symbol		Value	S	Unit	Note or Test Condition
		Min.	Тур.	Max.		
Input voltage high	V _{IH}	0.7 V _{DD}		V _{DD} +0.5	V	V _{DD,typ} = 3.3V, only pins SCLK, MISO, MOSI and CS#
		$0.7 \mathrm{V_{DD}}$		V _{DD} +0.3	V	V _{DD,typ} = 3.3V, pin RST#
		$0.7 \mathrm{V_{DD}}$		V _{DD} +0.3	V	$V_{DD,typ} = 1.8V$
Input voltage low	V _{IL}	-0.5		0.3 V _{DD}	V	V _{DD,typ} = 3.3V, only pins SCLK, MISO, MOSI and CS#
		-0.3		0.3 V _{DD}	V	V _{DD,typ} = 3.3V, pin RST#
		-0.3		0.3 V _{DD}	V	V _{DD,typ} = 1.8V
Input leakage current	I _{LEAK}	-20		20	μA	$0V < V_{IN} < V_{DD}$
		-150		150	μΑ	Pins SCLK, CS#, MISO, MOSI -0.5V < V_{IN} < V_{DD} +0.5V $V_{DD,typ}$ = 3.3V
		-150		150	μΑ	Pin RST# -0.5V < V_{IN} < V_{DD} +0.3V $V_{DD,typ}$ = 3.3V
		-150		150	μΑ	$-0.3V < V_{IN} < V_{DD} + 0.3V$ $V_{DD,typ} = 1.8V$
Output high voltage	V _{OH}	$0.9 \mathrm{V_{DD}}$			V	I _{OH} = -100μA
Output low voltage	V _{OL}			$0.1V_{DD}$	V	I _{oL} = 1.5mA
Pad input capacitance	C _{IN}			10	pF	
Output load capacitance	CLOAD			40	рF	

Table 4-4 DC Characteristics of SPI Interface Pins (SCLK, CS#, MISO, MOSI, RST#, PIRQ#)



Parameter	Symbol		Value	S	Unit	Note or Test Condition
		Min.	Тур.	Max.		
Input voltage high	V _{IH}	$0.7 \mathrm{V_{DD}}$		V _{DD} +0.3	V	Pins GPIO and PP
Input voltage low	V _{IL}	-0.3		0.2 V _{DD}	V	Pins GPIO and PP
Input leakage current	I _{LEAK}	-20		20	μA	$0V < V_{IN} < V_{DD}$
		-150		150	μA	-0.3V < V _{IN} < V _{DD} + 0.3V
Output high voltage	V _{OH}	$0.7 \mathrm{V_{DD}}$			V	I _{OH} = -1mA, pin GPIO
Output low voltage	V _{OL}			0.3	V	I _{OL} < 1mA, pin GPIO
Pad input capacitance	C _{IN}			10	рF	Pins GPIO and PP

Table 4-5DC Characteristics of GPIO and PP Pins

4.4 AC Characteristics

 $\rm T_{A}$ = 25°C, $\rm V_{DD}$ = 3.3V \pm 0.3V or $\rm V_{DD}$ = 1.8V \pm 0.15V unless otherwise noted.

Table 4-6 Device Reset

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
Reset Pulse Width	t _{RST}	80			μs	Cold (power-on) reset
Reset Pulse Width	t _{RST}	2			μs	Warm reset

Table 4-7 AC Characteristics of SPI Interface

Parameter	Symbol		Values	5	Unit	Note or Test Condition
		Min.	Тур.	Max.		
SCLK frequency	f _{CLK}			43	MHz	$V_{DD,typ} = 3.3V$
				22.5	MHz	$V_{DD,typ} = 1.8V$
SCLK period	t _{clk}	1/f _{ськ} - 5%	1/f _{CLK}	1/f _{ськ} + 5%	μs	Rising edge to rising edge, measured at V _{IN} = 0.5 V _{DD}
SCLK low time	t _{clkl}	0.45 t _{CLK}			μs	Falling edge to rising edge, measured at $V_{IN} = 0.5 V_{DD}$
SCLK high time	t _{clkl}	0.45 t _{CLK}			μs	Rising edge to falling edge, measured at $V_{IN} = 0.5 V_{DD}$
SCLK slew rate (rising/falling)	t _{slew}	1		4	V/ns	between 0.2 $\rm V_{DD}$ and 0.6 $\rm V_{DD}$
CS# high time	t _{cs}	50			ns	Rising edge to falling edge
CS# setup time	t _{css}	5			ns	CS# falling edge to SCLK rising edge
CS# hold time	t _{csh}	5			ns	SCLK falling edge to CS# rising edge



Parameter	Symbol		Values			Note or Test Condition
		Min.	Тур.	Max.		
MOSI setup time	t _{su}	2			ns	Data setup time to SCLK rising edge
MOSI hold time	t _H	3			ns	Data hold time from SCLK rising edge
MISO hold time	t _{HO}	0			ns	Output hold time from SCLK falling edge
MISO valid delay time	t _v	0		0.7 t _{CLKL}	ns	Output valid delay from SCLK falling edge

Table 4-7 AC Characteristics of SPI Interface (continued)

4.5 Timing

Some pads are disabled after deassertion of the reset signal for up to 500 $\mu s.$



Package Dimensions (VQFN)

5 Package Dimensions (VQFN)

All dimensions are given in millimeters (mm) unless otherwise noted. The packages are "green" and RoHS compliant.



Figure 5-1 Package Dimensions PG-VQFN-32-13

5.1 Packing Type

PG-VQFN-32-13: Tape & Reel (reel diameter 330mm), 5000 pcs. per reel



Figure 5-2 Tape & Reel Dimensions PG-VQFN-32-13

5.2 Recommended Footprint

Figure 5-3 shows the recommended footprint for the PG-VQFN-32-13 package. The exposed pad of the package is internally connected to GND. It shall be connected to GND externally as well.



Figure 5-3 Recommended Footprint PG-VQFN-32-13



Package Dimensions (VQFN)

5.3 Chip Marking

Line 1: SLB9670

Line 2: VQ20 yy or XQ20 yy (see **Table 2-1**), the <yy> is an internal FW indication (only at manufacturing due to field upgrade option)

Line 3: <Lot number> H <datecode>



Figure 5-4 Chip Marking PG-VQFN-32-13

For details and recommendations regarding assembly of packages on PCBs, please refer to http://www.infineon.com/cms/en/product/technology/packages/



References

References

- [1] -, "Trusted Platform Module Library (Part 1-4)", Family 2.0, Level 00, Rev. 01.16, 2014-10-30, TCG
- [2] —, "TCG PC Client Platform TPM Profile (PTP) Specification", Family 2.0, Level 00, Rev. 43, January 26, 2015, TCG



Terminology

Terminology

ESW	Embedded Software
HMAC	Hashed Message Authentication Code
PCR	Platform Configuration Register
PUBEK	Public Endorsement Key
SPI	Serial Peripheral Interface (bus)
TCG	Trusted Computing Group
ТРМ	Trusted Platform Module
TSS	TCG Software Stack



Licenses and Notices

Licenses and Notices

The following License and Notice Statements are reproduced from [1].

Licenses and Notices

1. Copyright Licenses:

Trusted Computing Group (TCG) grants to the user of the source code in this specification (the "Source Code") a worldwide, irrevocable, nonexclusive, royalty free, copyright license to reproduce, create derivative works, distribute, display and perform the Source Code and derivative works thereof, and to grant others the rights granted herein.

The TCG grants to the user of the other parts of the specification (other than the Source Code) the rights to reproduce, distribute, display, and perform the specification solely for the purpose of developing products based on such documents.

2. Source Code Distribution Conditions:

Redistributions of Source Code must retain the above copyright licenses, this list of conditions and the following disclaimers.

Redistributions in binary form must reproduce the above copyright licenses, this list of conditions and the following disclaimers in the documentation and/or other materials provided with the distribution.

3. Disclaimers:

THE COPYRIGHT LICENSES SET FORTH ABOVE DO NOT REPRESENT ANY FORM OF LICENSE OR WAIVER, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, WITH RESPECT TO PATENT RIGHTS HELD BY TCG MEMBERS (OR OTHER THIRD PARTIES) THAT MAY BE NECESSARY TO IMPLEMENT THIS SPECIFICATION OR OTHERWISE. Contact TCG Administration (admin@trustedcomputinggroup.org) for information on specification licensing rights available through TCG membership agreements.

THIS SPECIFICATION IS PROVIDED "AS IS" WITH NO EXPRESS OR IMPLIED WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ACCURACY, COMPLETENESS, OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

Without limitation, TCG and its members and licensors disclaim all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification and to the implementation of this specification, and TCG disclaims all liability for cost of procurement of substitute goods or services, lost profits, loss of use, loss of data or any incidental, consequential, direct, indirect, or special damages, whether under contract, tort, warranty or otherwise, arising in any way out of use or reliance upon this specification or any information herein.

Any marks and brands contained herein are the property of their respective owners.

Trademarks of Infineon Technologies AG

AURIX[™], C166[™], CanPAK[™], CIPOS[™], CoolGaN[™], CoolMOS[™], CoolSET[™], CoolSiC[™], CORECONTROL[™], CROSSAVE[™], DAVE[™], DI-POL[™], DrBLADE[™], EasyPIM[™], EconoBRIDGE[™], EconoDUAL[™], EconoPACK[™], EconoPIM[™], EiceDRIVER[™], eupec[™], FCOS[™], HITFET[™], HybridPACK[™], ISOFACE[™], IsoPACK[™], MIPAQ[™], ModSTACK[™], my-d[™], NovalithIC[™], OmniTune[™], OPTIGA[™], OptiMOS[™], ORIGA[™], POWERCODE[™], PRIMARION[™], PrimePACK[™], PrimeSTACK[™], PROFET[™], PRO-SIL[™], RASIC[™], REAL3[™], ReverSave[™], SatRIC[™], SIEGET[™], SIPMOS[™], SmartLEWIS[™], SOLID FLASH[™], SPOC[™], TEMPFET[™], thinQI[™], TRENCHSTOP[™], TriCore[™].

Other Trademarks

µVision[™], AMBA[™], ARM[™], KEIL[™], MULTI-ICE[™], THUMB[™] of ARM Limited, UK. AUTOSAR[™] of AUTOSAR development partnership. CIPURSE[™] of OSPT Alliance. EMV[™] of EMVCo, LLC (Visa Holdings Inc.). FLEXGO[™] of Microsoft Corporation. HYPERTERMINAL[™] of Hilgraeve Incorporated. IrDA[™] of Infrared Data Association Corporation. MCS[™] of Intel Corp. MICROWAVE OFFICE[™] (MWO) of Applied Wave Research Inc. TEAKLITE[™] of CEVA, Inc. VXWORKS[™] of WIND RIVER SYSTEMS, INC. Chrome OS[™] of Google, Inc.

Trademarks Update 2014-07-17

www.infineon.com

Edition 2015-11-05 Published by Infineon Technologies AG 81726 Munich, Germany

© 2014 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

Document reference

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of noninfringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.