

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



September 2015

FDPC5018SG

PowerTrench® Power Clip 30V Asymmetric Dual N-Channel MOSFET

Features

Q1: N-Channel

■ Max $r_{DS(on)} = 5.0 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 17 \text{ A}$

■ Max $r_{DS(on)}$ = 6.5 m Ω at V_{GS} = 4.5 V, I_D = 14 A

Q2: N-Channel

■ Max $r_{DS(on)}$ = 1.6 m Ω at V_{GS} = 10 V, I_D = 32 A

■ Max $r_{DS(on)} = 2.0 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 28 \text{ A}$

■ Low Inductance Packaging Shortens Rise/Fall Times, Resulting in Lower Switching Losses

 MOSFET Integration Enables Optimum Layout for Lower Circuit Inductance and Reduced Switch Node Ringing


■ RoHS Compliant


General Description

This device includes two specialized N-Channel MOSFETs in a dual package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous SyncFETTM (Q2) have been designed to provide optimal power efficiency.

Applications

- Computing
- Communications
- General Purpose Point of Load





Top Power Clip 5X6 Bottom

Pin	Name	Description	Pin	Name	Description	Pin	Name	Description
1	HSG	High Side Gate	3,4,10	V+(HSD)	High Side Drain	8	LSG	Low Side Gate
2	GR	Gate Return	5,6,7	SW	Switching Node, Low Side Drain	9	GND(LSS)	Low Side Source

MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted.

Symbol	Parameter		Q1	Q2	Units
V_{DS}	Drain to Source Voltage		30	30	V
Bvdsst	Bvdsst (transient) < 100nS		32.5	32.5	V
V_{GS}	Gate to Source Voltage		±20	±12	V
	Drain Current -Continuous	T _C = 25 °C (Note 5)	56	109	
V _{DS} Bvdsst V _{GS} I _D	-Continuous	35	69	^	
'D	-Continuous	T _A = 25 °C	17 ^{Note1a}	32 ^{Note1b}	A
	-Pulsed	T _A = 25 °C (Note 4)	227	30 32.5 ±12 109 69	Ī
E _{AS}	Single Pulse Avalanche Energy	(Note 3)	54	181	mJ
	Power Dissipation for Single Operation	T _C = 25 °C	23	30 32.5 ±12 109 69 32 ^{Note1b} 704 181 29 2.3 ^{Note1b}	
P_{D}	Power Dissipation for Single Operation	T _A = 25 °C	2.1 ^{Note1a}	0	W
	Power Dissipation for Single Operation	T _A = 25 °C	1.0 ^{Note1c}	1.1 ^{Note1d}	1
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to	+150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	5.6	4.3	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	60 ^{Note1a}	55 ^{Note1b}	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	130 ^{Note1c}	120 ^{Note1d}	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDPC5018SG	FDPC5018SG	Power Clip 56	13 "	12 mm	3000 units

Electrical Characteristics $T_J = 25$ °C unless otherwise noted.

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Off Chara	octeristics						
D\/	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	Q1	30			V
BV_{DSS}	Drain to Source Breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	Q2	30			V
ΔBV _{DSS}	Breakdown Voltage Temperature	$I_D = 250 \mu A$, referenced to 25 °C	Q1		15		mV/°C
ΔT_{J}	Coefficient	I_D = 10 mA, referenced to 25 °C	Q2		19	m	IIIV/ C
ı	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V	Q1			1	μΑ
IDSS		$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$	Q2			500	μΑ
1	Gate to Source Leakage Current,	V _{GS} = 20 V, V _{DS} = 0 V V _{GS} = 12 V, V _{DS} = 0 V	Q1			100	nA
I _{GSS}	Forward	$V_{GS} = 12 \text{ V}, V_{DS} = 0 \text{ V}$	Q2			100	nA

On Characteristics

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$ $V_{GS} = V_{DS}, I_D = 1 mA$	Q1 Q2	1.0 1.0	1.7 1.6	3.0 3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μA, referenced to 25 °C I_D = 10 mA, referenced to 25 °C	Q1 Q2		-5 -3		mV/°C
r _{DS(on)}	Drain to Source On Resistance	$V_{GS} = 10V, I_D = 17 A$ $V_{GS} = 4.5 V, I_D = 14 A$ $V_{GS} = 10 V, I_D = 17 A, T_J = 125 °C$	Q1		4.1 5.4 5.7	5.0 6.5 7.0	- mΩ
	Drain to Source On Resistance	$V_{GS} = 10V$, $I_D = 32$ A $V_{GS} = 4.5$ V, $I_D = 28$ A $V_{GS} = 10$ V, $I_D = 32$ A , $I_J = 125$ °C	Q2		1.4 1.7 2.1	1.6 2.0 2.4	
9 _{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 17 \text{ A}$ $V_{DS} = 5 \text{ V}, I_{D} = 32 \text{ A}$	Q1 Q2		93 188		S

Dynamic Characteristics

•							
C	Input Capacitance		Q1		1224	1715	pF
C _{iss}	при Сараспансе	Q1:	Q2		4593	6430	pΓ
C	Output Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHZ}$	Q1		397	560	pF
C _{oss}	Output Capacitance	Q2:	Q2		1210	1695	рг
C	Reverse Transfer Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHZ}$	Q1		42	60	nE
C _{rss}	Reverse Transfer Capacitance	105 10 1, 1GS 0 1, 1 11111 <u>=</u>	Q2		80	115	pF
D	Gate Resistance		Q1	0.1	0.5	1.5	Ω
R_g	Gate Resistance		Q2	0.1	0.8	2.4	5.2

Switching Characteristics


t _{d(on)}	Turn-On Delay Time		Q1 Q2	8 14	16 25	ns
t _r	Rise Time	Q1: V _{DD} = 15 V, I _D = 17 A, R _{GEN} = 6 Ω	Q1 Q2	2 5	10 10	ns
t _{d(off)}	Turn-Off Delay Time	Q2: V _{DD} = 15 V, I _D = 32 A, R _{GEN} = 6 Ω	Q1 Q2	18 38	33 61	ns
t _f	Fall Time	VDD = 10 V, 10 = 02 M, NGEN = 0 3.	Q1 Q2	2 4	10 10	ns
Q_g	Total Gate Charge	V _{GS} = 0 V to 10 V	Q1 Q2	17 62	24 87	nC
Qg	Total Gate Charge	$V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 15 \text{ V}, I_{D} = 17 \text{ A}$	Q1 Q2	8 28	11 40	nC
Q _{gs}	Gate to Source Gate Charge	Q2 V _{DD} = 15 V, I _D	Q1 Q2	3.1 11		nC
Q _{gd}	Gate to Drain "Miller" Charge	= 32 A	Q1 Q2	2.0 5.3		nC

Electrical Characteristics $T_J = 25$ °C unless otherwise noted.


Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Drain-Sou	rce Diode Characteristics						
V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 17 \text{ A}$ (Note 2) $V_{GS} = 0 \text{ V}, I_S = 32 \text{ A}$ (Note 2)	Q1		0.8	1.2	V
VSD	V _{SD} Source to Drain blode Forward voltage	$V_{GS} = 0 \text{ V}, I_S = 32 \text{ A}$ (Note 2)	Q2		8.0	1.2	V
+	Reverse Recovery Time	Q1	Q1		23	37	ns
۲rr	Reverse Recovery Time	$I_F = 17 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	Q2		32	51	115
0	Reverse Recovery Charge	Q2	Q1		8	16	nC
Q _{rr}	Reverse Recovery Charge	$I_F = 32 \text{ A}, \text{ di/dt} = 240 \text{ A/}\mu\text{s}$	Q2		40	64	110

Notes:


 $1.R_{\theta JA}$ is determined with the device mounted on a 1 in 2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material, $R_{\theta CA}$ is determined by the user's board design.




a. 60 °C/W when mounted on a 1 in² pad of 2 oz copper



b. 55 °C/W when mounted on a 1 in² pad of 2 oz copper



c. 130 °C/W when mounted on a minimum pad of 2 oz copper



 d. 120 °C/W when mounted on a minimum pad of 2 oz copper

- 2 Pulse Test: Pulse Width < 300 $\mu\text{s},$ Duty cycle < 2.0%.
- 3. Q1 : E_{AS} of 54 mJ is based on starting $T_J = 25$ ^{o}C ; L = 3 mH, $I_{AS} = 6$ A, $V_{DD} = 30$ V, $V_{GS} = 10$ V. 100% tested at L = 0.1 mH, $I_{AS} = 20$ A. Q2: E_{AS} of 181 mJ is based on starting $T_J = 25$ ^{o}C ; L = 3 mH, $I_{AS} = 11$ A, $V_{DD} = 30$ V, $V_{GS} = 10$ V.100% tested at L = 0.1 mH, $I_{AS} = 36$ A.
- 4. Pulsed Id refer to Fig.11 and Fig.24 SOA curve for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted.




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

Typical Characteristics (Q1 N-Channel) $T_J = 25$ °C unless otherwise noted.




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q1 N-Channel) $T_J = 25$ °C unless otherwise noted.




Figure 13. Junction-to-Case Transient Thermal Response Curve

Typical Characteristics (Q2 N-Channel) T_J = 25 °C unless otherwise noted.




Figure 14. On- Region Characteristics




Figure 16. Normalized On-Resistance vs. Junction Temperature




Figure 18. Transfer Characteristics




Figure 15. Normalized on-Resistance vs. Drain Current and Gate Voltage




Figure 17. On-Resistance vs. Gate to Source Voltage




Figure 19. Source to Drain Diode Forward Voltage vs. Source Current

Typical Characteristics (Q2 N-Channel) T_{.I} = 25°C unless otherwise noted.




Figure 20. Gate Charge Characteristics




Figure 22. Unclamped Inductive Switching Capability




Figure 24. Forward Bias Safe Operating Area




Figure 21. Capacitance vs. Drain to Source Voltage




Figure 23. Maximum Continuous Drain Current vs. Case Temperature




Figure 25. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q2 N-Channel) $T_J = 25$ °C unless otherwise noted.




Figure 26. Junction-to-Case Transient Thermal Response Curve

Typical Characteristics (continued)

SyncFETTM Schottky Body Diode Characteristics

Fairchild's SyncFETTM process embeds a Schottky diode in parallel with PowerTrench[®] MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 27 shows the reverse recovery characteristic of the FDPC5018SG.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 27. FDPC5018SG SyncFETTM Body Diode Reverse Recovery Characteristic





Figure 28. SyncFETTM Body Diode Reverse Leakage vs. Drain-Source Voltage



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and h

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative