2.5V/3.3V Differential 2x10 Crosspoint Clock Driver with SDI Programmable Output Selects

The NB4L7210 is a Clock input crosspoint fanout distribution device selecting between one of two input clocks on each of the 10 differential output pairs. A 10 Bit Serial Data Interface programs each output MUX to asynchronously select either Input clock.

CLOCK inputs can accept LVCMOS, LVTTL, LVPECL, CML, or LVDS signal levels and incorporate an internal 50 ohms on die termination resistors. SCLK, SDATA, and SLOAD input can accept single ended LVPECL, CML, LVCMOS, LVTTL signals levels.

SCLK and SDATA inputs operate up to 20 MHz. SLOAD input loads and latches the output select data. The SDATAOUT pin permits cascading multiple devices. Outputs are optimized for minimal output—to—output skew and low jitter.


Features

- Typical Input Clock Frequency > 2 GHz
- 200 ps Typical Rise and Fall Times
- 800 ps Typical Propagation Delay
- Output to Output Skew 150 ps
- Additive RMS Phase Jitter of 0.2 ps
- Operating Range: $V_{CC} = 2.375 \text{ V}$ to 3.6 V with $V_{EE} = 0 \text{ V}$
- Differential LVPECL Output Level (Typ 700 mV Peak-to-Peak)
- Low Profile 8x8 mm, 52 QFN Package
- 10GE WAN: 155.52 MHz / 622.08 MHz
- 10GE LAN: 161.1328 MHz
- These are Pb–Free Devices*



ON Semiconductor®

www.onsemi.com



 NB4L7210
 = Device Code

 A
 = Assembly Site

 WL
 = Wafer Lot

 YY
 = Year

 WW
 = Work Week

 G
 = Pb-Free Package

*For additional marking information, refer to Application Note AND8002/D.




Figure 1. Functional Block Diagram

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 2. Pin Configuration (Top View)

Table 1. PIN DESCRIPTION

Pin	Name	I/O	Description
1, 7, 13, 25, 26, 33, 40, 41	GND	Supply	Negative Supply pins must be all externally connected to a power supply to guarantee proper operation.
2	SLOAD	LVCMOS, LVTTL	Serial Load and Latch control input pin. Defaults LOW when floating open.
3, 6, 8, 11	VTCLK0, VTCLK0, VTCLK1, VTCLK1	Termination-	Internal 50 Ohms Termination Resistor connection Pins. In the differential configuration when the input termination pins are connected to the common termination voltage.
4, 9	CLK0, CLK1	Differential LVPECL, CML, or LVDS	CLOCK Input (TRUE). If no signal is applied then the device may be susceptible to self oscillation.
5, 10	CLKO, CLK1	Differential LVPECL, CML, or LVDS	CLOCK Input (INVERT). If no signal is applied then the device may be susceptible to self oscillation.
12	SDATA	LVCMOS, LVTTL	Serial Data input pin (for BITS 0:9, a "0" selects CLK1, "1" selects CLK 0). Defaults LOW when floating open.
14	SCLK	LVCMOS, LVTTL	Serial Load Clock input pin. Defaults LOW when floating open.
15, 16, 19, 22, 27, 30, 36, 39, 44, 47, 50, 51	VCC, VCC9, VCC8, VCC7, VCC6, VCC5, VCC4, VCC3, VCC2, VCC1, VCC0	Supply	Positive Supply pins must be all externally connected to a power supply to guarantee proper operation.
17, 20, 23, 28, 31, 34, 37, 42, 45, 48	<u>Q[9–0]</u>	LVPECL	Output (INVERT)
18, 21, 24, 29, 32, 35, 38, 43, 46, 49	Q[9-0]	LVPECL	Output (TRUE)
52	SDATAOUT	LVCMOS, LVTTL	Serial Data output pin for cascade
Exposed Pad	EP	GND	Exposed Pad. The thermally exposed pad (EP) on package bottom (see case drawing) must be attached to a sufficient heatsinking conduit for proper thermal operation and must be connected to GND.




Figure 3. Serial Data Interface

Table 2. ATTRIBUTES

Characteristic	Value			
Input Default State Resistors	None			
ESD Protection	> 2 kV			
Moisture Sensitivity Pb-Free Package (Level 1			
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in		
Transistor Count	2027			
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test				

^{1.} For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	Positive Power Supply	GND = 0 V		6.0	V
VI	Positive Input	GND = 0 V		$GND-0.3 \le V_I \le V_{CC}$	V
I _{IN}	Input Current Through R _T (50 Ω Resistor)	Static Surge		35 70	mA mA
V _{INPP}	Differential Input Voltage			2.5	V
l _{OUT}	Output Current (Q / Q)	Continuous Surge		25 50	mA
T _A	Operating Temperature Range	QFN-52		-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient) (Note 2)	0 lfpm 500 lfpm	QFN-52 QFN-52	25 19.6	°C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	2S2P (Note 2)	QFN-52	21	°C/W
T _{sol}	Wave Solder Pb-Free			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. JEDEC standard 51–6, multilayer board – 2S2P (2 signal, 2 power).

3. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS ($V_{CC} = 2.375 \text{ V to } 3.6 \text{ V}, V_{EE} = 0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C (Note 4)}$)

Symbol	Characteristic	Min	Тур	Max	Unit	
I _{EED}	GND Supply Current (All Outputs Loaded)	110	150	200	mA	
R _{TIN}	Internal Input Termination Resistor	40	50	60	Ω	
V _{OH}	Output HIGH Voltage	V _{CC} -1145	V _{CC} -1020	V _{CC} -895	mV	
V _{OL}	Output LOW Voltage	V _{CC} -1945	V _{CC} -1820	V _{CC} -1695	mV	
I _{IH}	Input HIGH Current (VTx/VTx open)		8	150	μΑ	
I _{IL}	Input LOW Current (VTx/VTx open)	150	0.1		μΑ	
DIFFERE	NTIAL INPUTS DRIVEN SINGLE-ENDED (Figures 5, 6)					
V _{th}	Input Threshold Reference Voltage Range (Note 5)	GND +950		V _{CC} – 150	mV	
V _{IH}	Single–Ended Input HIGH Voltage	V _{th} + 150		V _{CC}	mV	
V _{IL}	Single-Ended Input LOW Voltage	GND		V _{th} – 150	mV	
V _{INAMP}	Single-Ended Input Amplitude	300		V _{CC}		
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 7, 8)					
V _{CMR}	Input Common Mode Range	GND +950		V _{CC} – 75	mV	
V _{IHD}	Differential Input HIGH Voltage	V _{CMR} + 75		V _{CC}	mV	
V _{ILD}	Differential Input LOW Voltage	GND		V _{CMR} – 75	mV	
V _{ID}	Differential Input Voltage (V _{IHD} – V _{ILD})	150		2400	mV	
LVCMOS/LVTTL INPUTS (SCLK, SDATA, SLOAD)						
V _{IH}	Input HIGH Voltage	2.0		V _{CC}	V	
V _{IL}	Input LOW Voltage	GND		0.8	V	
LVCMOS	LVCMOS/LVTTL OUTPUTS (SDATAOUT)					
V _{OH}	Output HIGH Voltage @ I_{OH} = -1.0 mA, R_L = 20 k Ω to GND	2.0	3.2		V	
V _{OL}	Output LOW Voltage @ I_{OL} = 1.0 mA, R_L = 20 k Ω to GND		0.25	0.5	V	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

4. Input and Output parameters vary 1:1 with V_{CC} . Outputs loaded with 50 Ω to V_{CC} – 2.0 V (See Figure 16) except SDATAOUT.

5. V_{th} is applied to the complementary input when operating in single–ended mode.

Table 5. AC CHARACTERISTICS (V_{CC} = 2.375 V to 3.6 V, GND = 0 V, T_A = -40°C to +85°C (Note 6))

Symbol	Characteristic	Min	Тур	Max	Unit
V _{OUTPP}	Output Voltage Amplitude @ $V_{INPPmin}$ (See Figure 9) $f_{in} = 100 \text{ MHz}$ $f_{in} = 1 \text{ GHz}$	650 530	800 790	875 960	mV
t _{PLH} , t _{PHL}	Propagation Delay to (See Figure 9) CLK/CLK to Qx/Qx (Note 7) SCLK to SDATAOUT Measured at 1.5 V	610 6.5	725 20	875 30.8	ps ns
t _{SKEW}	Duty Cycle Skew (Note 8) Within –Device Skew Device to Device Skew (Note 8)	-5 0 0	2 5 20	10 35 200	ps
ts	Setup Time SDATA to SCLK Measured at 1.5 V SCLK to SLOAD+ Measured at 1.5 V	-150 1000	-115		ps
Th	Hold Time SDATA to SCLK	325	345	365	ps
PWmin	Minimum Pulse Width SLOAD	2.0			ns
t _{JIT} (Ø)	RMS Phase Jitter, Integration Range 12 KHz to 20 MHz @155.52 MHz @ 622.08 MHz		See Fig 10 See Fig 11		fs
t _{JITTER}	TIE Rj (10,000 Cycles)		1.7 0.63 3.9		ps
V_{INPP}	Input Voltage Swing/Sensitivity (Differential Configuration, measured Single–ended on each input)	150	750	1200	mV
t _r , t _f	Output Risetime and Falltime $ Qx \sqrt{Qx} \ (20\% \ to \ 80\%) \\ SDATAOUT \ (0.8 \ V-2.0 \ V) $	120 0.88	185 10	260 15	ps ns

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

^{6.} Measured by forcing V_{INPP} (Typ 750 m V_{PP}) from a 50% duty cycle clock source. Q/Q Outputs loaded with 50 Ω to V_{CC} – 2.0 V (See Figure 16). SCLK, SDATA and SLOAD at LOW SDATAOUT loaded 20 k Ω and 15 pF to GND.

Measured from the input pair crosspoint to each single output pair crosspoint.
 Duty cycle skew is measured between differential outputs using the deviations of the sum of T_{pw}- and T_{pw}+.
 155.52 MHz @ 750 mV_{PP} input on measured output, 161.13 MHz @ 850 mV_{PP} input on all other others.

Programming Application Information for the SDI

To use the serial port, the SCLK signal samples the information on the SDATA line and indexes the data into a 10 bit shift register (See Figure 3). The register shifts once per rising edge of the SCLK input. The serial input SDATA bits must each meet setup and hold timing to their respective SCLK rising edge as specified in the AC Characteristics section of this document. (See Figure 4)

The SDATA Least Significant Bit (LSB), D0, is indexed in first and the Most Least Significant Bit (LSB), D9, is indexed in last. A Pulse on the SLOAD pin after the SHIFT register is fully indexed (10 clocks) will load and lock the MUX select data values into the Latch register (See Figure 4). For each MUX (Output Q[0:9], a "0" bit value selects CLK1 and a "1" bit value selects CLK0 (see Figure 3, "C").

As shown in Figure 4, the SLOAD pulse Low to HIGH level transition transfers the data from the SHIFT register to the LATCH register. The SLOAD Pulse HIGH to LOW level transition will lock the new MUX select data values into the LATCH register. An initial program load cycle is recommended since the 10 bit register will power—up in a random state.

SDATAOUT pin outputs the shift register LSB bit with each SCLK rising edge for porting to the SCLK of the next device in a cascade interconnect only. Cascade operation will require a complete data register loading of all devices to purge the shift registers of power up random state bits.




Figure 4. Serial Interface Timing Diagram




Figure 5. Differential Input Driven Single-Ended V_{th} Schema




Figure 6. Differential Input Driven Single-Ended V_{th} Diagram




Figure 7. Differential Inputs Driven Differentially




Figure 8. V_{CMR} Diagram




Figure 9. AC Reference Measurement




Figure 10. With conditions of an Input (source) noise floor below the NB4L7210 device noise floor, additive Phase Noise with a 155.52 MHz Carrier (Agilent 8665A) is revealed. Note near zero additive Phase Noise below 100 kHz offset. From 100 kHz to 20 MHz additive (residual) integrated phase noise Jitter is about 200 fs RMS.




Figure 11. With conditions of an Input (source) noise floor below the NB4L7210 device noise floor, additive Phase Noise with a 622.08 MHz Carrier (Agilent 8665A) is revealed. Note near zero additive Phase Noise below 50 kHz offset. From 50 kHz to 20 MHz additive (residual) integrated phase noise Jitter is about 200 fs RMS.





Figure 12. LVCMOS/LVTTL to NB4L7210 Receiver Interface



Recommended R_{T} Values

 $\frac{V_{CC}}{3.3 \text{ V}} \frac{R_T}{120 \Omega}$ 2.5 V 50 Ω

Figure 13. LVPECL to NB4L7210 Receiver Interface




Figure 14. CML to NB4L7210 Interface




Figure 15. LVDS to NB4L7210 Receiver Interface




Figure 16. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)


ORDERING INFORMATION

Device	Package	Shipping [†]		
NB4L7210MNG	QFN-52 (Pb-Free)	46 Units / Rail		
NB4L7210MNTXG	QFN-52 (Pb-Free)	2000 / Tape & Reel		

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

QFN52 8x8, 0.5P CASE 485M **ISSUE C**




NOTES:

- DIMENSIONING AND TOLERANCING PER
- CONTROLLING DIMENSION: MILLIMETERS
 DIMENSION b APPLIES TO PLATED TERMINAL
 AND IS MEASURED BETWEEN 0.25 AND 0.30
 MM FROM TERMINAL.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.80	1.00		
A1	0.00	0.05		
A2	0.60	0.80		
A3	0.20 REF			
b	0.18	0.30		
D	8.00 BSC			
D2	6.50	6.80		
E	8.00 BSC			
E2	6.50	6.80		
е	0.50 BSC			
K	0.20			
L	0.30	0.50		

RECOMMENDED SOLDERING FOOTPRINT



ON Semiconductor and the unarregistered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative